1994 Index
IEEE Transactions on Computers
Vol. 43

This index covers all technical items — papers, correspondence, reviews, etc. — that appeared in this periodical during 1994, and items from previous years that were commented upon or corrected in 1994.

The Author Index contains the primary entry for each item, listed under the first author's name, and cross-references from all coauthors. The Subject Index contains several entries for each item under appropriate subject headings, and subject cross-references.

It is always necessary to refer to the primary entry in the Author Index for the exact title, coauthors, and comments/corrections.

AUTHOR INDEX

A

Abonamah, A.A., F.N. Sibai, and N.K. Sharma. Conflict resolution and fault-free path selection in multicast-connected cube-based networks; *T-C Mar 94* 374-380

Abonamah, A.A., *see* Sibai, F.N., *T-C Sep 94* 1112-1119

Aboulhamid, E.M., *see* Karkouri, Y., *T-C Jan 94* 98-103

Abu-Amara, H., and J. Lokre. Election in asynchronous complete networks with intermittent link failures; *T-C Jul 94* 778-788

Adams, G.B., III, *see* Dubey, P.K., *T-C Apr 94* 431-442

Agarwal, V.K., *see* La Forge, L.E., *T-C Mar 94* 295-305

Agrawal, D.P., *see* Chung, T.Y., *T-C Feb 94* 240-243

Agrawal, G., B. Chen, W. Zhao, and S. Davari. Guaranteeing synchronous message deadlines with the timed token medium access control protocol; *T-C Mar 94* 327-339

Al-Bassam, S., and B. Bose. Design of efficient balanced codes; *T-C Mar 94* 362-365

Al-Bassam, S., and B. Bose. Asymmetric/unidirectional error correcting and detecting codes; *T-C May 94* 590-597

Ali, S.A., and G.R. Redinbo. Tight lower bounds on the detection probabilities of single faults at internal signal lines in combinational circuits; *T-C Dec 94* 1426-1428

Aly, K.A., *see* Dowd, P.W., *T-C Jul 94* 864

Andreou, A.G., *see* Kantabutra, V., *T-C Apr 94* 460-469

Arora, A., and M. Gouda. Distributed reset; *T-C Sep 94* 1026-1038

Asari, K.V., and C. Eswaran. An optimization technique for the design of multiple valued PLA's; *T-C Jan 94* 118-122

B

Bagchi, A., and S.L. Hakimi. Information dissemination in distributed systems with faulty units; *T-C Jun 94* 698-710

Bajard, J.-C., S. Kla, and J.-M. Muller. BKM: a new hardware algorithm for complex elementary functions; *T-C Aug 94* 955-963

Balakrishnan, M., and A. Reibman. Reliability models for fault-tolerant private network applications; *T-C Sep 94* 1039-1053

Banerjee, P., and M. Peercy. Design and evaluation of hardware strategies for reconfiguring hypercubes and meshes under faults; *T-C Jul 94* 841-848

Basu, S., *see* Chowdhury, D.R., *T-C Jun 94* 759-764

Bataineh, S., Te-Yu Hsiung, and T.G. Robertazzi. Closed form solutions for bus and tree networks of processors load sharing a divisible job; *T-C Oct 94* 1184-1196

Bennett, S., *see* Shallof, A., *T-C Feb 94* 255-256

Bettayeb, S., *see* Hoelzeman, D.A., *T-C Jun 94* 755-759

Bhattacharya, B.B., *see* Das, N., *T-C Dec 94* 1439-1444

Bhuyan, L.N., *see* Jianxun Ding, *T-C Feb 94* 243-247

Bing-Rung Tsai, and K.G. Shin. Assignment of task modules in hypercube multicomputers with component failures for communication efficiency; *T-C May 94* 613-618

Blaum, M., J. Bruck, and L. Tolhuizen. A note on "A systematic (12,8) code for correcting single errors and detecting adjacent errors"; *T-C Jun 94* 125

Blazewicz, J., D.P. Bovet, J. Brzezinski, G. Gambosi, and M. Talamo. Optimal centralized algorithms for store-and-forward deadlock avoidance; *T-C Nov 94* 1333-1338

Bogineni, K.K., *see* Dowd, P.W., *T-C Jul 94* 864

Bose, B., *see* Al-Bassam, S., *T-C Mar 94* 362-365

Bose, B., *see* Al-Bassam, S., *T-C May 94* 590-597

Bovet, D.P., *see* Blazewicz, J., *T-C Nov 94* 1333-1338

Bruck, J., *see* Blaum, M., *T-C Jan 94* 125

Bruck, J., R. Cypher, and D. Soroker. Embedding cube-connected cycles graphs into faulty hypercubes; *T-C Oct 94* 1210-1220

Brzezinski, J., *see* Blazewicz, J., *T-C Nov 94* 1333-1338

Buonanno, G., D. Sciuto, and R. Stefanelli. Innovative structures for CMOS combinational gates synthesis; *T-C Apr 94* 385-399

Burns, J., and C.J. Mitchell. Parameter selection for server-aided RSA computation schemes; *T-C Feb 94* 163-174

Burns, S.W., and N.K. Jha. A totally self-checking checker for a parallel unordered coding scheme; *T-C Apr 94* 490-495

C

Carter, M.J., *see* Segee, B.E., *T-C Nov 94* 1323-1329

Cavallaro, J.R., *see* Hemkumar, N.D., *T-C Aug 94* 941-954

Cerny, E., *see* Karkouri, Y., *T-C Jan 94* 98-103

Cerny, E., *see* Jianli Sun, *T-C Jul 94* 827-837

Chang, H.-K., *see* Yuan, S.-M., *T-C Dec 94* 1457

Chao-Ju Hou, and K.G. Shin. Incorporation of optimal timeouts into distributed real-time load sharing; *T-C May 94* 528-547

Chao-Ju Hou, and K.G. Shin. Load sharing with consideration of future task arrivals in heterogeneous distributed real-time systems; *T-C Sep 94* 1076-1090

Chaudhuri, P.P., *see* Chowdhury, D.R., *T-C Jun 94* 759-764

Chaudhuri, P.P., *see* Nandi, S., *T-C Dec 94* 1346-1357

Chen, B., *see* Agrawal, G., *T-C Mar 94* 327-339

Chen, H.-L., *see* Tzeng, N.-F., *T-C Dec 94* 1434-1439

Chen, W.-T., *see* Chen, Y.-C., *T-C Jun 94* 749-751

Chen, Y.-C., and W.-T. Chen. Constant time sorting on reconfigurable meshes; *T-C Jun 94* 749-751

Chen, Y.-Y., and S.J. Upadhyaya. Modeling the reliability of a class of fault-tolerant VLSI/WSI systems based on multiple-level redundancy; *T-C Jun 94* 737-748

Cheng-Juei Wu, *see* Wen-Ben Jone, *T-C Sep 94* 1096-1099

Cheng-Wen Wu, *see* Chih-Yuang Su, *T-C Apr 94* 495-501

Chi, V.L. Salphasic distribution of clock signals for synchronous systems; *T-C May 94* 597-602

Chien-Ju Henry Chen, and A. Kumar. Comments on "Area-time optimal adder design"; *T-C Apr 94* 507-512

Chih-Yuang Su, and Cheng-Wen Wu. Testing iterative logic arrays for sequential faults with a constant number of patterns; *T-C Apr 94* 495-501

Chin-Liang Wang. Bit-level systolic array for fast exponentiation in $GF(2^m)$; *T-C Jul 94* 838-841

Chlamtac, I., and A. Farago. An optimal channel access protocol with multiple reception capacity; *T-C Apr 94* 480-484

Chong-Min Kyung, *see* In-Cheol Park, *T-C Feb 94* 234-239

Chowdhury, D.R., S. Basu, I.S. Gupta, and P.P. Chaudhuri. Design of CAECC - cellular automata based error correcting code; *T-C Jun 94* 759-764

Chung, T.Y., N. Sharma, and D.P. Agrawal. Cost-performance trade-offs in Manhattan Street Network versus 2-D torus; *T-C Feb 94* 240-243

Ciardo, G., and C. Lindemann. Comments on "Analysis of self-stabilizing clock synchronization by means of stochastic Petri nets" (by M. Lu et al., May 90 597-604); *T-C Dec 94* 1453-1456

Cimingera, L., *see* Montuschi, P., *T-C Mar 94* 269-277

Clark, D.W., and Lih-Jyh Weng. Maximal and near-maximal shift register sequences: efficient event counters and easy discrete logarithms; *T-C May 94* 560-568

Conte, T.M., *see* Hwu, W.-M.W., *T-C Sep 94* 994-1003

Cornor, L.D., *see* Kurian, L., *T-C Oct 94* 1129-1139

Corella, F. Automated verification of behavioral equivalence for microprocessors; *T-C Jan 94* 115-117

Corinthios, M.J. Optimal parallel and pipelined processing through a new class of matrices with application to generalized spectral analysis; *T-C Apr 94* 443-459

Cortadella, J., and T. Lang. High-radix division and square-root with speculation; *T-C Aug 94* 919-931

Cypher, R., *see* Bruck, J., *T-C Oct 94* 1210-1220

Cypher, R., and L. Gravano. Storage-efficient, deadlock-free packet routing algorithms for torus networks; *T-C Dec 94* 1376-1385

Cyre, W.R. Conceptual representation of waveforms for temporal reasoning; *T-C Feb 94* 186-200

D

Dajin Wang. Diagnosability of enhanced hypercubes; *T-C Sep 94* 1054-1061
Das, A., P.S. Yu, and D.M. Dias. Performance modelling and comparisons of global shared buffer management policies in a cluster environment; *T-C Nov 94* 1281-1297
Das, C.R., *see* Mohapatra, P., *T-C Jun 94* 109-114
Das, C.R., *see* Jong Kim, *T-C Jul 94* 806-814
Das, N., B.B. Bhattacharya, and J. Dattagupta. Hierarchical classification of permutation classes in multistage interconnection networks; *T-C Dec 94* 1439-1444
Das, R.K., K. Mukhopadhyaya, and B.P. Sinha. A new family of bridged and twisted hypercubes; *T-C Oct 94* 1240-1247
DasSarma, D., and D.W. Matula. Measuring the accuracy of ROM reciprocal tables; *T-C Aug 94* 932-940
Dattagupta, J., *see* Das, N., *T-C Dec 94* 1439-1444
Dawari, S., *see* Agrawal, G., *T-C Mar 94* 327-339
De, M., and B.P. Sinha. Fast parallel algorithm for ternary multiplication using multivalued I^2L technology; *T-C May 94* 603-607
Demmel, J.W., and Xiaoye Li. Faster numerical algorithms via exception handling; *T-C Aug 94* 983-992
Deng-Jyi Chen, and Min-Sheng Lin. On distributed computing systems reliability analysis under program execution constraints; *T-C Jan 94* 87-97
Dias, D.M., *see* Das, A., *T-C Nov 94* 1281-1297
Dowd, P.W., K.K. Bogineni, K.A. Aly, and J.A. Perreault. Addendum to "Hierarchical scalable photonic architectures for high-performance processor interconnection"; *T-C Jul 94* 864
Du, D.H.C., *see* Yean-Shiang Lee, *T-C Jan 94* 1-12
Dubey, P.K., G.B. Adams, III, and M.J. Flynn. Instruction window size trade-offs and characterization of program parallelism; *T-C Apr 94* 431-442

E

Edmatsu, H., *see* Kaboo, H., *T-C Jan 94* 43-51
Ercegovac, M.D., T. Lang, and P. Montuschi. Very-high radix division with prescaling and selection by rounding; *T-C Aug 94* 909-918
Eswaran, C., *see* Asari, K.V., *T-C Jan 94* 118-122

F

Farago, A., *see* Chlamtac, I., *T-C Apr 94* 480-484
Feng, G.L., T.R.N. Rao, and M.S. Kolluru. Error correcting codes over Z_{2^m} for algorithm-based fault tolerance; *T-C Mar 94* 370-374
Feng, G.L., *see* Rao, T.R.N., *T-C May 94* 640
Feng, T.-Y., and S.-W. Seo. A new routing algorithm for a class of rearrangeable networks; *T-C Nov 94* 1270-1280
Fiduccia, C.M., and K.J. Rappoport. Perfect shifters [multiprocessor interconnection networks]; *T-C Mar 94* 340-349
Flynn, M.J., *see* Dubey, P.K., *T-C Apr 94* 431-442
Franklin, M., and K.K. Saluja. Hypergraph coloring and reconfigured RAM testing; *T-C Jun 94* 725-736
Friedman, A.D. A functional approach to efficient fault detection in iterative logic arrays; *T-C Dec 94* 1365-1375

G

Gambosi, G., *see* Blazewicz, J., *T-C Nov 94* 1333-1338
Gecsei, J., *see* Jianli Sun, *T-C Jul 94* 827-837
Genesan, K., *see* Parhi, K.K., *T-C Jan 94* 104-109
Gergov, J., and C. Meinel. Efficient Boolean manipulation with OBDD's can be extended to FBDD's; *T-C Oct 94* 1197-1209
Gupa, E., *see* Wong, W.F., *T-C Mar 94* 278-294
Goldberg, A.V., B.M. Maggs, and S.A. Plotkin. A parallel algorithm for reconfiguring a multibutterfly network with faulty switches; *T-C Mar 94* 321-326
Gonda, M., *see* Arora, A., *T-C Sep 94* 1026-1038
Graessa, L., *see* Cypher, R., *T-C Dec 94* 1376-1385
Greenberg, R.I. The fat-pyramid and universal parallel computation independent of wire delay; *T-C Dec 94* 1358-1364
Gu, D., D.J. Rosenkrantz, and S.S. Ravi. Construction of check sets for algorithm-based fault tolerance; *T-C Jun 94* 641-650
Guerssng Lee, M.J. Irwin, and R.M. Owens. Polynomial time testability of circuits generated by input decomposition; *T-C Feb 94* 201-210
Gupta, I.S., *see* Chowdhury, D.R., *T-C Jun 94* 759-764

H

Haghae Kim, *see* Shin, K.G., *T-C Oct 94* 1151-1162
Hahn, H., D. Timmermann, B.J. Hosticka, and B. Rix. A unified and division-free CORDIC argument reduction method with unlimited convergence domain including inverse hyperbolic functions; *T-C Nov 94* 1339-1344
Hajek, B., *see* Weller, T., *T-C Jul 94* 862-863
Hakimi, S.L., *see* Bagchi, A., *T-C Jun 94* 698-710
Harper, D.T., III. A multiaccess frame buffer architecture; *T-C May 94* 618-622
Harrington, M., and A.K. Somani. Synchronizing hypercube networks in the presence of faults; *T-C Oct 94* 1175-1183
Hemp, M.A., and M.R. Mercer. Least upper bounds on OBDD sizes; *T-C Jun 94* 764-767
Hee Yong Youn, *see* Youngsong Mun, *T-C Feb 94* 153-162
Hee Yong Youn, *see* Youngsong Mun, *T-C Jul 94* 854-861
Hegde, M., *see* Latifi, S., *T-C Feb 94* 218-222
Henkumar, N.D., and J.R. Cavallaro. Redundant and on-line CORDIC for unitary transformations; *T-C Aug 94* 941-954
Hennessy, J.L., *see* Torrellas, J., *T-C Jun 94* 651-663
Higuchi, T., *see* Kawahito, S., *T-C Jan 94* 34-42
Hill, M.D., *see* Kessler, R.E., *T-C Jun 94* 664-675
Hoelzeman, D.A., and S. Bettayeb. On the genus of star graphs; *T-C Jun 94* 755-759
Holliday, M., and M. Stumm. Performance evaluation of hierarchical ring-based shared memory multiprocessors; *T-C Jan 94* 52-67
Hosticka, B.J., *see* Hahn, H., *T-C Nov 94* 1339-1344
Houle, J.-L., *see* Thibeault, C., *T-C Jun 94* 687-697
Hsing-Lung Chen, and Nian-Feng Tzeng. Efficient resource placement in hypercubes using multiple-adjacency codes; *T-C Jan 94* 23-33
Hulina, P.T., *see* Kurian, L., *T-C Oct 94* 1129-1139
Hwang, F.K. Comments, with reply, on "Network resilience: A measure of network fault tolerance" (by W. Najjar and J.-L. Gaudiot, Feb 90 174-181); *T-C Dec 94* 1451-1453
Hwu, W.-M.W., and T.M. Conte. The susceptibility of programs to context switching; *T-C Sep 94* 994-1003

I

Ibaraki, T., *see* Sonceka, T., *T-C May 94* 513-527
Ienne, P., and M.A. Viredaz. Bit-serial multipliers and squares; *T-C Dec 94* 1445-1450
In-Cheol Park, Se-Kyoung Hong, and Chong-Min Kyung. Two complementary approaches for microcode bit optimization; *T-C Feb 94* 234-239
Istrater, G.D., and I.Y. Spillinger. Performance evaluation of a decoded instruction cache for variable instruction length computers; *T-C Oct 94* 1140-1150
Irwin, M.J., *see* Gueesang Lee, *T-C Feb 94* 201-210
Irwin, M.J., and G. Jullien. Introduction to the special issue on computer arithmetic; *T-C Aug 94* 865-867
Irwin, M.J., *see* Singh Bajwa, R., *T-C Oct 94* 1121-1128
Ishida, M., *see* Kawahito, S., *T-C Jan 94* 34-42
Iyengar, S.S., D.N. Jayasimha, and D. Nadig. A versatile architecture for the distributed sensor integration problem; *T-C Feb 94* 175-185

J

Jan, C.Y., and A.Y. Oruc. Corrections to "Fast self-routing permutation switching on an asymptotically minimum cost network" (Dec 93 1469-1479); *T-C Sep 94* 1120
Jayasimha, D.N., *see* Iyengar, S.S., *T-C Feb 94* 175-185
Jha, N.K., *see* Burns, S.W., *T-C Apr 94* 490-495
Jha, N.K., *see* Sying-Iyan Wang, *T-C Jul 94* 849-854
Jha, N.K., *see* Wang, S.-J., *T-C Oct 94* 1248
Jianli Sun, E. Cerny, and J. Gecsei. Fault tolerance in a class of sorting networks; *T-C Jul 94* 827-837
Jianxun Ding, and L.N. Bhuyan. Finite buffer analysis of multistage interconnection networks; *T-C Feb 94* 243-247
Jien-Chung Lo. Reliable floating-point arithmetic algorithms for error-coded operands; *T-C Apr 94* 400-412
Johnson, T., *see* Prakash, S., *T-C May 94* 548-559
Jong-Chuang Tsay, *see* Pen-Yuang Chang, *T-C Jul 94* 769-777
Jong Kim, and C.R. Das. Hypercube communication delay with wormhole routing; *T-C Jul 94* 806-814
Jordan, H.F., D. Lee, K.Y. Lee, and S.V. Ramanan. Serial array time slot interchangers and optical implementations; *T-C Nov 94* 1309-1318
Jullien, G., *see* Irwin, M.J., *T-C Aug 94* 865-867
Jullien, G.A., *see* Wigley, N.M., *T-C Jan 94* 78-86

K

Kabuo, H., T. Taniguchi, A. Miyoshi, H. Yamashita, M. Urano, H. Edamatsu, and S. Kuninobu. Accurate rounding scheme for the Newton-Raphson method using redundant binary representation; *T-C Jan 94* 43-51
Kaiyuan Huang, *see* La Forge, L.E., *T-C Mar 94* 295-305
Kameyama, M., *see* Kawahito, S., *T-C Jan 94* 34-42
Kantabutra, V., and A.G. Andreou. A state assignment approach to asynchronous CMOS circuit design; *T-C Apr 94* 460-469
Kar, B.K., *see* Nandi, S., *T-C Dec 94* 1346-1357
Karkouri, Y., E.M. Aboulhamid, E. Cerny, and A. Verreault. Use of fault dropping for multiple fault analysis; *T-C Jan 94* 98-103
Karpovsky, M.G., L.B. Levitin, and F.S. Vainstein. Diagnosis by signature analysis of test responses; *T-C Feb 94* 141-152
Katti, R. Comments on "Decomposition of complex multipliers using polynomial encoding"; *T-C Mar 94* 381-383
Kawahito, S., M. Ishida, T. Nakamura, M. Kameyama, and T. Higuchi. High-speed area-efficient multiplier design using multiple-valued current-mode circuits; *T-C Jan 94* 34-42
Kessler, R.E., M.D. Hill, and D.A. Wood. A comparison of trace-sampling techniques for multi-megabyte caches; *T-C Jun 94* 664-675
Kipnis, S. Analysis of asynchronous binary arbitration on digital transmission-line busses; *T-C Apr 94* 484-489
Kla, S., *see* Bajard, J.-C., *T-C Aug 94* 955-963
Klaus, R.I., *see* Tinder, R.F., *T-C Oct 94* 1226-1232
Kolluru, M.S., *see* Feng, G.L., *T-C Mar 94* 370-374
Kolluru, M.S., *see* Rao, T.R.N., *T-C May 94* 640
Konstantinidou, S., and L. Snyder. The chaos router; *T-C Dec 94* 1386-1397
Koren, I., *see* Phatak, D.S., *T-C Aug 94* 880-891
Koren, I., *see* Leveugle, R., *T-C Dec 94* 1398-1406
Koren, Z., *see* Leveugle, R., *T-C Dec 94* 1398-1406
Kornerup, P. Digit-set conversions: generalizations and applications; *T-C May 94* 622-629
Kornerup, P. A systolic, linear-array multiplier for a class of right-shift algorithms; *T-C Aug 94* 892-898
Kosko, B. Fuzzy systems as universal approximators; *T-C Nov 94* 1329-1333
Kumar, A., *see* Chien-In Henry Chen, *T-C Apr 94* 507-512
Kuninobu, S., *see* Kabuo, H., *T-C Jan 94* 43-51
Kurian, L., P.T. Hulina, and L.D. Coraor. Memory latency effects in decoupled architectures; *T-C Oct 94* 1129-1139
Kwok, C.K., and B. Mukherjee. Transparent (cut-through) bridging of CSMA/CD networks: performance analysis and implementation; *T-C Feb 94* 247-253

L

La Forge, L.E., Kaiyuan Huang, and V.K. Agarwal. Almost sure diagnosis of almost every good element [logic testing]; *T-C Mar 94* 295-305
Lagman, A., W.A. Najjar, and P.K. Srimani. An analysis of edge fault tolerance in recursively decomposable regular networks; *T-C Apr 94* 470-475
Lakshman, T.V., and V.K. Wei. Distributed computing on regular networks with anonymous nodes; *T-C Feb 94* 211-218
Lala, P.K., *see* Wang, J.Q., *T-C Oct 94* 1238-1240
Lam, H.S., *see* Torrellas, J., *T-C Jun 94* 651-663
Lang, T., *see* Ercegovac, M.D., *T-C Aug 94* 909-918
Lang, T., *see* Cortadella, J., *T-C Aug 94* 919-931
Latifi, S., M. Hegde, and M. Naraghi-Pour. Conditional connectivity measures for large multiprocessor systems; *T-C Feb 94* 218-222
Lee, D., and M. Yannakakis. Testing finite-state machines: state identification and verification; *T-C Mar 94* 306-320
Lee, D., *see* Jordan, H.F., *T-C Nov 94* 1309-1318
Lee, D.T., C.D. Yang, and C.K. Wong. On bends and distances of paths among obstacles in two-layer interconnection model; *T-C Jun 94* 711-724
Lee, K.Y., *see* Jordan, H.F., *T-C Nov 94* 1309-1318
Lee, S., and M. Lu. New self-routing permutation networks; *T-C Nov 94* 1319-1323
Leveugle, R., Z. Koren, I. Koren, G. Saucier, and N. Wehn. The Hyeti defect tolerant microprocessor: A practical experiment and its cost-effectiveness analysis; *T-C Dec 94* 1398-1406
Levitin, L.B., *see* Karpovsky, M.G., *T-C Feb 94* 141-152
Lewis, D.M. Interleaved memory function interpolators with application to an accurate LNS arithmetic unit; *T-C Aug 94* 974-982
Lih-Jyh Weng, *see* Clark, D.W., *T-C May 94* 560-568
Lin, M.-B., and A.Y. Oruc. Constant time inner product and matrix computations on permutation network processors; *T-C Dec 94* 1429-1434
Lindenmann, C., *see* Ciardo, G., *T-C Dec 94* 1453-1456
Lo, J.-C., *see* Rao, T.R.N., *T-C May 94* 640
Lokre, J., *see* Abu-Amara, H., *T-C Jul 94* 778-788
Lopez, J., and E.L. Zapata. Unified architecture for divide and conquer based tridiagonal system solvers; *T-C Dec 94* 1413-1425
Lu, M., *see* Lee, S., *T-C Nov 94* 1319-1323
Lun, D.P.-K., and Wan-Chi Siu. A pipeline design for the realization of the prime factor algorithm using the extended diagonal structure; *T-C Oct 94* 1232-1237

M

Maggs, B.M., *see* Goldberg, A.V., *T-C Mar 94* 321-326
Mahmud, S.M. Comments on "Synthetic traces for trace-driven simulation of cache memories"; *T-C Jan 94* 125-126
Mahmud, S.M. Performance analysis of multilevel bus networks for hierarchical multiprocessors; *T-C Jul 94* 789-805
Mattson, R.L., *see* Ng, S.W., *T-C Apr 94* 501-506
Matula, D.W., *see* DasSarma, D., *T-C Aug 94* 932-940
Mehta, D.P., and S. Sahni. Computing display conflicts in string visualization; *T-C Mar 94* 350-361
Meinel, C., *see* Gergov, J., *T-C Oct 94* 1197-1209
Melhem, R., *see* Ramirez, J., *T-C Apr 94* 413-430
Mercer, M.R., *see* Heap, M.A., *T-C Jun 94* 764-767
Miller, Z., D. Pritikin, and I.H. Sudborough. Near embeddings of hypercubes into Cayley graphs on the symmetric group; *T-C Jan 94* 13-22
Min-Sheng Lin, *see* Deng-Jyi Chen, *T-C Jan 94* 87-97
Mitchell, C.J., *see* Burns, J., *T-C Feb 94* 163-174
Miyoshi, A., *see* Kabuo, H., *T-C Jan 94* 43-51
Mohapatra, P., C.R. Das, and Tse-yun Feng. Performance analysis of cluster-based multiprocessors; *T-C Jan 94* 109-114
Montuschi, P., and L. Ciminiera. Over-redundant digit sets and the design of digit-by-digit division units; *T-C Mar 94* 269-277
Montuschi, P., *see* Ercegovac, M.D., *T-C Aug 94* 909-918
Mukherjee, B., *see* Kwok, C.K., *T-C Feb 94* 247-253
Mukhopadhyaya, K., *see* Das, R.K., *T-C Oct 94* 1240-1247
Muller, J.-M. Some characterizations of functions computable in on-line arithmetic; *T-C Jun 94* 752-755
Muller, J.-M., *see* Bajard, J.-C., *T-C Aug 94* 955-963

N

Nadig, D., *see* Iyengar, S.S., *T-C Feb 94* 175-185
Naganuma, J., and T. Ogura. A highly OR-parallel inference machine (Multi-ASCA) and its performance evaluation: an architecture and its load balancing algorithms; *T-C Sep 94* 1062-1075
Najjar, W.A., *see* Lagman, A., *T-C Apr 94* 470-475
Nakamura, T., *see* Kawahito, S., *T-C Jan 94* 34-42
Nandi, S., B.K. Kar, and P.P. Chaudhuri. Theory and applications of cellular automata in cryptography; *T-C Dec 94* 1346-1357
Naraghi-Pour, M., *see* Latifi, S., *T-C Feb 94* 218-222
Ng, S.W., and R.L. Mattson. Uniform parity group distribution in disk arrays with multiple failures; *T-C Apr 94* 501-506
Nian-Feng Tzeng, *see* Hsing-Lung Chen, *T-C Jan 94* 23-33
Nian-Feng Tzeng. Reliable butterfly distributed-memory multiprocessors; *T-C Sep 94* 1004-1013

O

Ogura, T., *see* Naganuma, J., *T-C Sep 94* 1062-1075
Olson, A., and K.G. Shin. Probabilistic clock synchronization in large distributed systems; *T-C Sep 94* 1106-1112
Oruc, A.Y., *see* Jan, C.Y., *T-C Sep 94* 1120
Oruc, A.Y., *see* Lin, M.-B., *T-C Dec 94* 1429-1434
Owens, R.M., *see* Gueesang Lee, *T-C Feb 94* 201-210
Owens, R.M., *see* Singh Bajwa, R., *T-C Oct 94* 1121-1128

P

Padubidri, S.A., *see* Tang, K.W., *T-C Jul 94* 815-826
Paik, D., S. Reddy, and S. Sahni. Deleting vertices to bound path length; *T-C Sep 94* 1091-1096
Palumbo, D.L. The derivation and experimental verification of clock synchronization theory; *T-C Jun 94* 676-686
Parhami, B. Comments on "Evaluation of A+B=K conditions without carry propagation"; *T-C Mar 94* 381
Parhi, K.K., F.H. Wu, and K. Genesan. Sequential and parallel neural network vector quantizers; *T-C Jan 94* 104-109
Peercy, M., *see* Banerjee, P., *T-C Jul 94* 841-848
Pei-Ji Yang, Sing-Ban Tien, and C.S. Raghavendra. Embedding of rings and meshes onto faulty hypercubes using free dimensions; *T-C May 94* 608-613

Pen-Yuang Chang, and Jong-Chuang Tsay. A family of efficient regular arrays for algebraic path problem; *T-C Jul 94* 769-777
Perreault, J.A., *see* Dowd, P.W., *T-C Jul 94* 864
Phatak, D.S., and I. Koren. Hybrid signed-digit number systems: a unified framework for redundant number representations with bounded carry propagation chains; *T-C Aug 94* 880-891
Phillips, J., and S. Vassiliadis. High-performance 3-1 interlock collapsing ALU's; *T-C Mar 94* 257-268
Piestrak, S.J. Design of residue generators and multioperand modular adders using carry-save adders; *T-C Jan 94* 68-77
Piotkin, S.A., *see* Goldberg, A.V., *T-C Mar 94* 321-326
Pomeranz, I., and S.M. Reddy. Application of homing sequences to synchronous sequential circuit testing; *T-C May 94* 569-580
Pomeranz, I., and S.M. Reddy. On the role of hardware reset in synchronous sequential circuit test generation; *T-C Sep 94* 1100-1105
Pradham, D.K., *see* Vaidya, N.H., *T-C Mar 94* 367-370
Pradhan, D.K., and N.H. Vaidya. Roll-forward checkpointing scheme: a novel fault-tolerant architecture; *T-C Oct 94* 1163-1174
Prakash, S., Yann Hang Lee, and T. Johnson. A nonblocking algorithm for shared queues using compare-and-swap; *T-C May 94* 548-559
Pritikin, D., *see* Miller, Z., *T-C Jan 94* 13-22

R

Radoytchevsky, V.T., and A.J. Shalaev. Comments on "An $O(n^{2.5})$ fault identification algorithm for diagnosable systems"; *T-C Feb 94* 254-255
Raghavendra, C.S., *see* Pei-Ji Yang, *T-C May 94* 608-613
Ramamurthy, B., *see* Upadhyaya, S.J., *T-C Apr 94* 475-480
Ramanan, S.V., *see* Jordan, H.F., *T-C Nov 94* 1309-1318
Ramirez, J., and R. Melhem. Computational arrays with flexible redundancy; *T-C Apr 94* 413-430
Rao, N.S.V., and S. Toida. On polynomial-time testable combinational circuits; *T-C Nov 94* 1298-1308
Rao, T.R.N., *see* Feng, G.L., *T-C Mar 94* 370-374
Rao, T.R.N., G.L. Feng, M.S. Kolluru, and J.-C. Lo. Correction to "Novel totally self-checking Berger code checker designs based on generalized Berger code partitioning" (Aug 93 1020-1024); *T-C May 94* 640
Rao, V.V.B., *see* Vinnakota, B., *T-C Jan 94* 122-124
Rappoport, K.J., *see* Fiduccia, C.M., *T-C Mar 94* 340-349
Ravi, S.S., *see* Gu, D., *T-C Jun 94* 641-650
Ray-Chaudhuri, D.K., N.M. Singhi, S. Sanyal, and P.S. Subramanian. Theory and design of t-unidirectional error-correcting and d-unidirectional error-detecting code; *T-C Oct 94* 1221-1226
Reaume, D., *see* Wigley, N.M., *T-C Jan 94* 78-86
Reddy, S., *see* Paik, D., *T-C Sep 94* 1091-1096
Reddy, S.M., *see* Pomeranz, I., *T-C May 94* 569-580
Reddy, S.M., *see* Pomeranz, I., *T-C Sep 94* 1100-1105
Redinbo, G.R., *see* Ali, S.A., *T-C Dec 94* 1426-1428
Reibman, A., *see* Balakrishnan, M., *T-C Sep 94* 1039-1053
Rix, B., *see* Hahn, H., *T-C Nov 94* 1339-1344
Robertazzi, T.G., *see* Bataineh, S., *T-C Oct 94* 1184-1196
Rosenkrantz, D.J., *see* Gu, D., *T-C Jun 94* 641-650

S

Sahni, S., *see* Mehta, D.P., *T-C Mar 94* 350-361
Sahni, S., *see* Paik, D., *T-C Sep 94* 1091-1096
Saluja, K.K., *see* Franklin, M., *T-C Jun 94* 725-736
Sanyal, S., *see* Ray-Chaudhuri, D.K., *T-C Oct 94* 1221-1226
Sarrafzadeh, M., D. Wagner, F. Wagner, and K. Weihe. Wiring knock-knee layouts: a global approach; *T-C May 94* 581-589
Saucier, G., *see* Leveugle, R., *T-C Dec 94* 1398-1406
Savaria, Y., *see* Thibeault, C., *T-C Jun 94* 687-697
Schuette, M.A., and J.P. Shen. Exploiting instruction-level parallelism for integrated control-flow monitoring; *T-C Feb 94* 129-140
Schulte, M.J., and E.E. Swartzlander, Jr. Hardware designs for exactly rounded elementary functions; *T-C Aug 94* 964-973
Sciuto, D., *see* Buonanno, G., *T-C Apr 94* 385-399
Segee, B.E., and M.J. Carter. Comparative fault tolerance of parallel distributed processing networks; *T-C Nov 94* 1323-1329
Se-Kyoung Hong, *see* In-Cheol Park, *T-C Feb 94* 234-239
Seo, S.-W., *see* Feng, T.-Y., *T-C Nov 94* 1270-1280
Shalaev, A.J., *see* Radoytchevsky, V.T., *T-C Feb 94* 254-255
Shallof, A., and S. Bennett. Comments on "Performability analysis of distributed real-time-systems"; *T-C Feb 94* 255-256
Sharma, N., *see* Chung, T.Y., *T-C Feb 94* 240-243
Sharma, N.K., *see* Abonamah, A.A., *T-C Mar 94* 374-380
Sharma, N.K., *see* Sibai, F.N., *T-C Sep 94* 1112-1119
Shen, J.P., *see* Schuette, M.A., *T-C Feb 94* 129-140
Shin, K.G., *see* Chao-Ju Hou, *T-C May 94* 528-547
Shin, K.G., *see* Bing-Rung Tsai, *T-C May 94* 613-618
Shin, K.G., *see* Tein-Hsiang Lin, *T-C Sep 94* 1014-1025
Shin, K.G., *see* Chao-Ju Hou, *T-C Sep 94* 1076-1090
Shin, K.G., *see* Olson, A., *T-C Sep 94* 1106-1112
Shin, K.G., and Hagbae Kim. A time redundancy approach to TMR failures using fault-state likelihoods; *T-C Oct 94* 1151-1162
Shyue-Win Wei. A systolic power-sum circuit for $GF(2^m)$; *T-C Feb 94* 226-229
Sibai, F.N., *see* Abonamah, A.A., *T-C Mar 94* 374-380
Sibai, F.N., N.K. Sharma, and A.A. Abonamah. Comparison of reconfiguration schemes for the C2SC MIN operating in the broadcast mode; *T-C Sep 94* 1112-1119
Sing-Ban Tien, *see* Pei-Ji Yang, *T-C May 94* 608-613
Singh Bajwa, R., R.M. Owens, and M.J. Irwin. Area time trade-offs in micro-grain VLSI array architectures; *T-C Oct 94* 1121-1128
Singhi, N.M., *see* Ray-Chaudhuri, D.K., *T-C Oct 94* 1221-1226
Sinha, B.P., *see* De, M., *T-C May 94* 603-607
Sinha, B.P., *see* Das, R.K., *T-C Oct 94* 1240-1247
Si-Qing Zheng. Compressed tree machines; *T-C Feb 94* 222-225
Snodderley, J.A., *see* Tinder, R.F., *T-C Oct 94* 1226-1232
Snyder, L., *see* Konstantinidou, S., *T-C Dec 94* 1386-1397
Somani, A.K., *see* Harrington, M., *T-C Oct 94* 1175-1183
Soneoka, T., and T. Ibaraki. Logically instantaneous message passing in asynchronous distributed systems; *T-C May 94* 513-527
Soroker, D., *see* Bruck, J., *T-C Oct 94* 1210-1220
Spillinger, I.Y., *see* Intrater, G.D., *T-C Oct 94* 1140-1150
Spuri, M., and J.A. Stankovic. How to integrate precedence constraints and shared resources in real-time scheduling; *T-C Dec 94* 1407-1412
Srimani, P.K., *see* Lagman, A., *T-C Apr 94* 470-475
Stankovic, J.A., *see* Spuri, M., *T-C Dec 94* 1407-1412
Stefanelli, R., *see* Buonanno, G., *T-C Apr 94* 385-399
Stumm, M., *see* Holliday, M., *T-C Jan 94* 52-67
Subramanian, P.S., *see* Ray-Chaudhuri, D.K., *T-C Oct 94* 1221-1226
Sudborough, I.H., *see* Miller, Z., *T-C Jan 94* 13-22
Sun, C.-H., and S.-D. Wang. Comments on "Distributed algorithms for network recognition problems"; *T-C Jun 94* 768
Swaminathan, R., and D. Veeramani. Decomposition of {0,1}-matrices; *T-C May 94* 629-633
Swartzlander, E.E., Jr., *see* Schulte, M.J., *T-C Aug 94* 964-973
Sying-Jyan Wang, and N.K. Jha. Algorithm-based fault tolerance for FFT networks; *T-C Jul 94* 849-854

T

Talamo, M., *see* Blazewicz, J., *T-C Nov 94* 1333-1338
Tang, K.W., and S.A. Padubidri. Diagonal and toroidal mesh networks; *T-C Jul 94* 815-826
Taniguchi, T., *see* Kabuo, H., *T-C Jan 94* 43-51
Tein-Hsiang Lin, and K.G. Shin. An optimal retry policy based on fault classification; *T-C Sep 94* 1014-1025
Te-Yu Hsiung, *see* Bataineh, S., *T-C Oct 94* 1184-1196
Thibeault, C., Y. Savaria, and J.-L. Houle. A fast method to evaluate the optimum number of spares in defect-tolerant integrated circuits; *T-C Jun 94* 687-697
Timmermann, D., *see* Hahn, H., *T-C Nov 94* 1339-1344
Tinder, R.F., R.I. Klaus, and J.A. Snodderley. High-speed microprogrammable asynchronous controller modules; *T-C Oct 94* 1226-1232
Toida, S., *see* Rao, N.S.V., *T-C Nov 94* 1298-1308
Tokarnia, A.M. Identifying minimal shift counters: a search technique; *T-C May 94* 633-639
Tolhuizen, L., *see* Blaum, M., *T-C Jan 94* 125
Torrellas, J., H.S. Lam, and J.L. Hennessy. False sharing and spatial locality in multiprocessor caches; *T-C Jun 94* 651-663
Trivedi, K.S., *see* Veeraraghavan, M., *T-C Feb 94* 229-234
Tse-yun Feng, *see* Mohapatra, P., *T-C Jan 94* 109-114
Tzeng, N.-F., and H.-L. Chen. Structural and tree embedding apsects of incomplete hypercubes; *T-C Dec 94* 1434-1439

U

Unger, S.H. Some additions to "solution of switching equations based on a tabular algebra"; *T-C Mar 94* 365-367
Upadhyaya, S.J., and B. Ramamurthy. Concurrent process monitoring with no reference signatures; *T-C Apr 94* 475-480
Upadhyaya, S.J., *see* Chen, Y.-Y., *T-C Jun 94* 737-748
Urano, M., *see* Kabuo, H., *T-C Jan 94* 43-51

V

Vaidya, N.H., and D.K. Pradham. Safe system level diagnosis; *T-C Mar 94* 367-370
Vaidya, N.H., *see* Pradhan, D.K., *T-C Oct 94* 1163-1174
Vainstein, F.S., *see* Karpovsky, M.G., *T-C Feb 94* 141-152
Vassiliadis, S., *see* Phillips, J., *T-C Mar 94* 257-268
Veeramani, D., *see* Swaminathan, R., *T-C May 94* 629-633
Veeraraghavan, M., and K.S. Trivedi. A combinatorial algorithm for performance and reliability analysis using multistate models; *T-C Feb 94* 229-234
Verreault, A., *see* Karkouri, Y., *T-C Jan 94* 98-103
Vinnakota, B., and V.V.B. Rao. Generation of all Reed-Muller expansions of a switching function; *T-C Jan 94* 122-124
Viredaz, M.A., *see* lenne, P., *T-C Dec 94* 1445-1450
Vuillemin, J.E. On circuits and numbers; *T-C Aug 94* 868-879

W

Wagner, D., *see* Sarrafzadeh, M., *T-C May 94* 581-589
Wagner, F., *see* Sarrafzadeh, M., *T-C May 94* 581-589
Wan-Chi Siu, *see* Lun, D.P.-K., *T-C Oct 94* 1232-1237
Wang, J.Q., and P.K. Lala. Partially strongly fault secure and partially strongly code disjoint 1-out-of-3 code checker; *T-C Oct 94* 1238-1240
Wang, S.-D., *see* Sun, C.-H., *T-C Jun 94* 768
Wang, S.-J., and N.K. Jha. Correction to "Algorithm-based fault tolerance for FFT networks" (Jul 94 849-854); *T-C Oct 94* 1248
Wegener, I. Comments on "A characterization of binary decision diagrams"; *T-C Mar 94* 383-384
Wegener, I. The size of reduced OBDD's and optimal read-once branching programs for almost all Boolean functions; *T-C Nov 94* 1262-1269
Wehn, N., *see* Leveugle, R., *T-C Dec 94* 1398-1406
Wei, V.K., *see* Lakshman, T.V., *T-C Feb 94* 211-218
Weihe, K., *see* Sarrafzadeh, M., *T-C May 94* 581-589
Welch, L.R. A parallel virtual machine for programs composed of abstract data types; *T-C Nov 94* 1249-1261
Weller, T., and B. Hajek. Comments on "An optimal shortest-path routing policy for network computers with regular mesh-connected topologies"; *T-C Jul 94* 862-863
Wen-Ben Jone, and Cheng-Juei Wu. Multiple fault detection in parity checkers; *T-C Sep 94* 1096-1099
Wigley, N.M., G.A. Jullien, and D. Reaume. Large dynamic range computations over small finite rings; *T-C Jan 94* 78-86
Wong, C.K., *see* Lee, D.T., *T-C Jun 94* 711-724
Wong, W.F., and E. Gogo. Fast hardware-based algorithms for elementary function computations using rectangular multipliers; *T-C Mar 94* 278-294
Wood, D.A., *see* Kessler, R.E., *T-C Jun 94* 664-675
Wu, F.H., *see* Parhi, K.K., *T-C Jan 94* 104-109

X

Xiaoye Li, *see* Demmel, J.W., *T-C Aug 94* 983-992

Y

Yamashita, H., *see* Kabuo, H., *T-C Jan 94* 43-51
Yang, C.D., *see* Lee, D.T., *T-C Jun 94* 711-724
Yannakakis, M., *see* Lee, D., *T-C Mar 94* 306-320
Yann Hang Lee, *see* Prakash, S., *T-C May 94* 548-559
Yean-Shiang Leu, and D.H.C. Du. Cycle compensation protocol: A fair protocol for the unidirectional twin-bus architecture; *T-C Jan 94* 1-12
Youngsong Mun, and Hee Yong Youn. Performance analysis of finite buffered multistage interconnection networks; *T-C Feb 94* 153-162
Youngsong Mun, and Hee Yong Youn. Performance modeling and evaluation of circuit switching using Clos networks; *T-C Jul 94* 854-861
Yu, P.S., *see* Dan, A., *T-C Nov 94* 1281-1297
Yuan, S.-M., and H.-K. Chang. Comments on "Availability of k-coterie" (by H. Kakugawa et al., May 93 553-558); *T-C Dec 94* 1457

Z

Zapata, E.L., *see* Lopez, J., *T-C Dec 94* 1413-1425
Zhao, W., *see* Agrawal, G., *T-C Mar 94* 327-339
Zuras, D. More on squaring and multiplying large integers; *T-C Aug 94* 899-908

SUBJECT INDEX

A

Adaptive systems
chaos router, randomizing nonminimal adaptive packet router. *Konstantinidou, S., + , T-C Dec 94* 1386-1397
Addition
carry look-ahead adder. *Chien-In Henry Chen, + , T-C Apr 94* 507-512
carry-save redundant nos. based cct. *Parhami, B., T-C Mar 94* 381
Addition; cf. Summing circuits
Algebra; cf. Boolean functions; Galois fields; Group theory; Linear algebra; Rings (algebraic)
Application-specific integrated circuits
hypercube networks sync. in presence of faults. *Harrington, M., + , T-C Oct 94* 1175-1183
Approximation methods; cf. Chebyshev approximation; Curve fitting; Interpolation; Polynomial approximation
Arithmetic
computer arithmetic (special issue). *T-C Aug 94* 865-992
Arithmetic; cf. Addition; Division; Exponentiation; Fixed-point arithmetic; Floating-point arithmetic; Logarithmic arithmetic; Multiplication; Redundant number systems; Residue arithmetic; Square-rooting
Array processing
distributed sens. integrat. problem, versatile archit. *Iyengar, S.S., + , T-C Feb 94* 175-185
switching fn., Reed-Muller expansions generation. *Vinnakota, B., + , T-C Jan 94* 122-124
Array processing; cf. Systolic arrays
Arrays; cf. Logic arrays
Artificial intelligence
μP behavioral equivalence, automated verification. *Corella, F., T-C Jan 94* 115-117
Artificial intelligence; cf. Knowledge representation
Asynchronous logic circuits
CMOS cct. design, state assignment. *Kantabutra, V., + , T-C Apr 94* 460-469
microprogrammable asynchronous controller modules. *Tinder, R.F., + , T-C Oct 94* 1226-1232
Automata; cf. Cellular automata; Finite automata
Automatic test software
polynomial time testability of ccts. generated by input decomp. *Gueesang Lee, + , T-C Feb 94* 201-210

B

Backpropagation training
PDP networks, comparative fault tolerance. *Segee, B.E., + , T-C Nov 94* 1323-1329
Bayes procedures
distributed real-time load sharing, optimal timeouts. *Chao-Ju Hou, + , T-C May 94* 528-547
heterog. distributed real-time systs., load sharing considering future task arrivals. *Chao-Ju Hou, + , T-C Sep 94* 1076-1090
retry policy, optimal, based on fault class. *Tein-Hsiang Lin, + , T-C Sep 94* 1014-1025
time redundancy approach, TMR failures, fault-state likelihoods. *Shin, K.G., + , T-C Oct 94* 1151-1162
Bipolar integrated circuits; cf. Integrated injection logic
Boolean functions
binary decision diags., characterization. *Wegener, I., T-C Mar 94* 383-384
Boolean manipulation with OBDDs, extention, FBDDs. *Gergov, J., + , T-C Oct 94* 1197-1209
ordered binary decision diags., least upper bounds. *Heap, M.A., + , T-C Jun 94* 764-767
reduced OBDDs/optimal read-once branching programs, Boolean fns. *Wegener, I., T-C Nov 94* 1262-1269
Reed-Muller expansions of switching fn. *Vinnakota, B., + , T-C Jan 94* 122-124
switching eqns. based on tabular alg. *Unger, S.H., T-C Mar 94* 365-367
Boolean functions; cf. Logic functions
Buffer memories
cluster-based multiprocessors, perform. anal. *Mohapatra, P., + , T-C Jan 94* 109-114
global shared buffer mgt. policies in cluster environ. *Dan, A., + , T-C Nov 94* 1281-1297
multiaccess frame buffer archit. *Harper, D.T., III, T-C May 94* 618-622
store-and-forward deadlock avoidance, optimal centralized algms. *Blazewicz, J., + , T-C Nov 94* 1333-1338

Built-in testing
totally self-checking checker, parallel unordered coding scheme. *Burns, S.W., + , T-C Apr 94* 490-495

C

Cache memories
context switching, suscept. of programs. *Hwu, W.-M.W., + , T-C Sep 94* 994-1003
decoupled archits., memory latency effects. *Kurian, L., + , T-C Oct 94* 1129-1139
false sharing and spatial locality in multiprocessor caches. *Torrellas, J., + , T-C Jun 94* 651-663
trace-driven simul., synthetic traces. *Mahmud, S.M., T-C Jan 94* 125-126
trace-sampling techs. for multi-megabyte caches. *Kessler, R.E., + , T-C Jun 94* 664-675
variable instruction length computers, perform. eval. of decoded instruction cache. *Intrater, G.D., + , T-C Oct 94* 1140-1150
Carrier-sense multiaccess
transparent bridging of CSMA/CD networks, perform., implement. *Kwok, C.K., + , T-C Feb 94* 247-253
CDMA; cf. Code-division multiaccess
Cellular automata
block and stream cypher fns., cellular automata implement., theory/appls. *Nandi, S., + , T-C Dec 94* 1346-1357
CAECC design, cellular automata based error correcting code. *Chowdhury, D.R., + , T-C Jun 94* 759-764
Chaos
chaos router, randomizing nonminimal adaptive packet router. *Konstantinidou, S., + , T-C Dec 94* 1386-1397
Chebyshev approximation
exactly rounded elementary fns., hardware designs. *Schulte, M.J., + , T-C Aug 94* 964-973
Circuits; cf. Linear circuits; Logic circuits; Timing
Circuit topology
butterfly distributed-memory multiprocessors, reliab. *Nian-Feng Tzeng, T-C Sep 94* 1004-1013
distributed algms. for network recogn. problems, comments. *Sun, C.-H., + , T-C Jun 94* 768
edge fault tolerance in recursively decomposable regular networks. *Lagman, A., + , T-C Apr 94* 470-475
Manhattan Street Network vs. 2-D torus, cost-perform. *Chung, T.Y., + , T-C Feb 94* 240-243
Clocks
salphasic distrib. of clock sigs., sync. systs. *Chi, V.L., T-C May 94* 597-602
Clock synchronization; cf. Synchronization
CMOSFET logic devices
asynchronous CMOS cct. design, state assignment approach. *Kantabutra, V., + , T-C Apr 94* 460-469
CMOS integrated circuits
CMOS combinat. gates synthesis, innovative struct. *Buonanno, G., + , T-C Apr 94* 385-399
exactly rounded elementary fns., hardware designs. *Schulte, M.J., + , T-C Aug 94* 964-973
Code-division multiaccess
optimal channel access protocol, multiple reception capacity. *Chlamtac, I., + , T-C Apr 94* 480-484
Coding/decoding
bal. codes design, efficient. *Al-Bassam, S., + , T-C Mar 94* 362-365
correction to "Novel totally self-checking Berger code checker designs based on generalized Berger code partitioning" (Aug 93 1020-1024). *Rao, T.R.N., + , T-C May 94* 640
error correcting codes, Z_k*m for algm.-based fault tolerance. *Feng, G.L., + , T-C Mar 94* 370-374
ordered binary decision diags., least upper bounds. *Heap, M.A., + , T-C Jun 94* 764-767
PLA, multiple valued, design, optim. tech. *Asari, K.V., + , T-C Jan 94* 118-122
Coding/decoding; cf. Cryptography; Error-correction coding; Error-detection coding; Interleaved coding; Polynomial coding; Shift-register coding
Combinational circuits
1-out-of-3 code checker. *Wang, J.Q., + , T-C Oct 94* 1238-1240
2Z, sync. HDL. *Vuillemin, J.E., T-C Aug 94* 868-879
binary decision diags., characterization. *Wegener, I., T-C Mar 94* 383-384
CMOS combinat. gates synthesis, innovative struct. *Buonanno, G., + , T-C Apr 94* 385-399
fault dropping for multiple fault anal. *Karkouri, Y., + , T-C Jan 94* 98-103
iter. logic arrays testing for seq. faults. *Chih-Yuang Su, + , T-C Apr 94* 495-501
polynomial time testability of ccts. generated by input decomp. *Gueesang Lee, + , T-C Feb 94* 201-210
polynomial-time testable combinat. ccts. *Rao, N.S.V., + , T-C Nov 94* 1298-1308
single-fault detect. probab., internal sig. lines, tight lower bounds. *Ali, S.A., + , T-C Dec 94* 1426-1428
Combinatorial mathematics
perform. and reliab. anal., multistate models. *Veeraraghavan, M., + , T-C Feb 94* 229-234
Communication channels
asynchronous complete networks with intermittent link failures, election. *Abu-Amara, H., + , T-C Jul 94* 778-788
Communication network routing
private network appls., fault-tolerant, reliab. models. *Balakrishnan, M., + , T-C Sep 94* 1039-1053
Communication protocols; cf. Protocols, access
Communication switching; cf. Packet switching; Store-and-forward switching
Communication system fault tolerance
asynchronous complete networks with intermittent link failures, election. *Abu-Amara, H., + , T-C Jul 94* 778-788
task modules assignment, hypercubes, component failures. *Bing-Rung Tsai, + , T-C May 94* 613-618
Communication system maintenance
private network appls., fault-tolerant, reliab. models. *Balakrishnan, M., + , T-C Sep 94* 1039-1053
Communication system operations and management; cf. Computer network management
Communication system performance; cf. Computer network performance
Communication system reliability; cf. Communication system fault tolerance; Computer network reliability
Communication system security
smart card RSA signature computations. *Burns, J., + , T-C Feb 94* 163-174
Communication traffic
hypercube commun. delay, wormhole routing. *Jong Kim, + , T-C Jul 94* 806-814
task modules assignment, hypercubes, component failures. *Bing-Rung Tsai, + , T-C May 94* 613-618
Comparators
fault tolerance in class of sorting networks. *Jianli Sun, + , T-C Jul 94* 827-837
Compilers
false sharing and spatial locality in multiprocessor caches. *Torrellas, J., + , T-C Jun 94* 651-663
program parallelism, instruction window size trade-offs. *Dubey, P.K., + , T-C Apr 94* 431-442
Complexity theory
algm.-based fault tolerance, check set constr. *Gu, D., + , T-C Jun 94* 641-650
asynchronous complete networks with intermittent link failures, election. *Abu-Amara, H., + , T-C Jul 94* 778-788
binary decision diags., characterization. *Wegener, I., T-C Mar 94* 383-384
conceptual representation of waveforms for temporal reasoning. *Cyre, W.R., T-C Feb 94* 186-200
fault ident. algm. for diagnosable systs. *Radoytchevsky, V.T., + , T-C Feb 94* 254-255
finite-state machines testing, state ident. and verification. *Lee, D., + , T-C Mar 94* 306-320
inform. dissemination in distributed systs., faulty units. *Bagchi, A., + , T-C Jun 94* 698-710
iterative logic arrays, efficient fault detect., functional approach. *Friedman, A.D., T-C Dec 94* 1365-1375
logically instantaneous message passing, asynchronous distributed systs. *Soneoka, T., + , T-C May 94* 513-527
microcode bit optim., complementary approaches. *In-Cheol Park, + , T-C Feb 94* 234-239
reduced OBDDs/optimal read-once branching programs, Boolean fns. *Wegener, I., T-C Nov 94* 1262-1269
self-routing permutation networks. *Lee, S., + , T-C Nov 94* 1319-1323
smart card RSA signature computations. *Burns, J., + , T-C Feb 94* 163-174
weighted directed acyclic graph, deleting vertices, bound path length. *Paik, D., + , T-C Sep 94* 1091-1096
Computational geometry
2-layer interconnection model, bends and dists. of paths among obstacles. *Lee, D.T., + , T-C Jun 94* 711-724
Computation time
2-layer interconnection model, bends and dists. of paths among obstacles. *Lee, D.T., + , T-C Jun 94* 711-724
alg. path problem, efficient regular arrays. *Pen-Yuang Chang, + , T-C Jul 94* 769-777
const. time sorting on reconfigurable meshes. *Chen, Y.-C., + , T-C Jun 94* 749-751

polynomial-time testable combinat. ccts. *Rao, N.S.V., + , T-C Nov 94* 1298-1308
reconfigured RAM testing, hypergraph coloring. *Franklin, M., + , T-C Jun 94* 725-736
redundant and online CORDIC for unitary transforms. *Hemkumar, N.D., + , T-C Aug 94* 941-954
store-and-forward deadlock avoidance, optimal centralized algms. *Blazewicz, J., + , T-C Nov 94* 1333-1338

Computer architecture
decoupled archits., memory latency effects. *Kurian, L., + , T-C Oct 94* 1129-1139
over-redundant digit sets and design of digit-by-digit division units. *Montuschi, P., + , T-C Mar 94* 269-277
variable instruction length computers, perform. eval. of decoded instruction cache. *Intrater, G.D., + , T-C Oct 94* 1140-1150

Computer architecture; cf. Parallel architectures; Reconfigurable architectures

Computer economics
corrections to "Fast self-routing permutation switching on an asymptotically minimum cost network" (Dec 93 1469-1479). *Jan, C.Y., + , T-C Sep 94* 1120

Computer economics; cf. Microcomputer economics

Computer fault diagnosis
fault ident. algm. for diagnosable systs. *Radoytchevsky, V.T., + , T-C Feb 94* 254-255
faulty proc. element ident., diagnosis by signature anal. *Karpovsky, M.G., + , T-C Feb 94* 141-152

Computer fault tolerance
algm.-based fault tolerance, check set constr. *Gu, D., + , T-C Jun 94* 641-650
bit-level systolic array for fast exponentiation in GF(2^m). *Chin-Liang Wang, T-C Jul 94* 838-841
comments on "Analysis of self-stabilizing clock synchronization by means of stochastic Petri nets" (by M. Lu et al.May 90 597-604). *Ciardo, G., + , T-C Dec 94* 1453-1456
concurrent proc. monitoring, no ref. signatures. *Upadhyaya, S.J., + , T-C Apr 94* 475-480
conditional connectivity measures for large multiprocessor systs. *Latifi, S., + , T-C Feb 94* 218-222
conflict resoln., fault-free path selection in multipath MINs. *Abonamah, A.A., + , T-C Mar 94* 374-380
distributed computing systs., systs. reliab. anal. *Deng-Jyi Chen, + , T-C Jan 94* 87-97
distributed reset subsystem. *Arora, A., + , T-C Sep 94* 1026-1038
distributed sens. integrat. problem, versatile archit. *Iyengar, S.S., + , T-C Feb 94* 175-185
edge fault tolerance in recursively decomposable regular networks. *Lagman, A., + , T-C Apr 94* 470-475
embedding rings and meshes, faulty hypercubes. *Pei-Ji Yang, + , T-C May 94* 608-613
error correcting codes, Z_0*m for algm.-based fault tolerance. *Feng, G.L., + , T-C Mar 94* 370-374
fault tolerant arrays, flexible redundancy. *Ramirez, J., + , T-C Apr 94* 413-430
hypercubes, enhanced, diagnosability. *Dajin Wang, T-C Sep 94* 1054-1061
instruction-level parallelism for integrated control-flow monitoring. *Schuette, M.A., + , T-C Feb 94* 129-140
parallel algm. for multibutterfly network reconfiguration. *Goldberg, A.V., + , T-C Mar 94* 321-326
PDP networks, comparative fault tolerance. *Segee, B.E., + , T-C Nov 94* 1323-1329
perform. and reliab. anal., multistate models. *Veeraraghavan, M., + , T-C Feb 94* 229-234
retry policy, optimal, based on fault class. *Tein-Hsiang Lin, + , T-C Sep 94* 1014-1025
roll-forward checkpointing scheme, fault-tolerant archit. *Pradhan, D.K., + , T-C Oct 94* 1163-1174
safe syst. level diagnosis. *Vaidya, N.H., + , T-C Mar 94* 367-370
time redundancy approach, TMR failures, fault-state likelihoods. *Shin, K.G., + , T-C Oct 94* 1151-1162

Computer fault tolerance; cf. Microcomputer fault tolerance

Computer graphics
multiaccess frame buffer archit. *Harper, D.T., III, T-C May 94* 618-622

Computer graphics; cf. Visualization

Computer language processors; cf. Compilers

Computer languages; cf. Hardware design languages; Prolog

Computer network management
asynchronous complete networks with intermittent link failures, election. *Abu-Amara, H., + , T-C Jul 94* 778-788

Computer network performance
Clos networks, cct. switched, perform. modeling and eval. *Youngsong Mun, + , T-C Jul 94* 854-861
diagonal and toroidal mesh networks. *Tang, K.W., + , T-C Jul 94* 815-826
global shared buffer mgt. policies in cluster environ. *Dan, A., + , T-C Nov 94* 1281-1297
Manhattan Street Network vs. 2-D torus, cost-perform. *Chung, T.Y., + , T-C Feb 94* 240-243
sync. message deadlines, timed token medium access control protocol. *Agrawal, G., + , T-C Mar 94* 327-339
transparent bridging of CSMA/CD networks, perform., implement. *Kwok, C.K., + , T-C Feb 94* 247-253

Computer network reliability
algm.-based fault tolerance for FFT networks. *Syng-Jyan Wang, + , T-C Jul 94* 849-854
asynchronous complete networks with intermittent link failures, election. *Abu-Amara, H., + , T-C Jul 94* 778-788
C2SC MIN operating in the broadcast mode, reconfiguration schemes. *Sibai, F.N., + , T-C Sep 94* 1112-1119
correction to "Algorithm-based fault tolerance for FFT networks" (Jul 94 849-854). *Wang, S.-J., + , T-C Oct 94* 1248
cube-connected cycles graphs embedding, faulty hypercubes. *Bruck, J., + , T-C Oct 94* 1210-1220
fault tolerance in class of sorting networks. *Jianli Sun, + , T-C Jul 94* 827-837
hypercube networks sync. in presence of faults. *Harrington, M., + , T-C Oct 94* 1175-1183
inform. dissemination in distributed systs., faulty units. *Bagchi, A., + , T-C Jun 94* 698-710
private network appls., fault-tolerant, reliab. models. *Balakrishnan, M., + , T-C Sep 94* 1039-1053
probabilistic clock sync. in large distributed systs. *Olson, A., + , T-C Sep 94* 1106-1112
star graphs, genus. *Hoelzeman, D.A., + , T-C Jun 94* 755-759

Computer networks; cf. Local area networks; Metropolitan area networks

Computer performance
cache memories, trace-driven simul., synthetic traces. *Mahmud, S.M., T-C Jan 94* 125-126
cluster-based multiprocessors, perform. anal. *Mohapatra, P., + , T-C Jan 94* 109-114
context switching, suscept. of programs. *Hwu, W.-M.W., + , T-C Sep 94* 994-1003
decoupled archits., memory latency effects. *Kurian, L., + , T-C Oct 94* 1129-1139
false sharing and spatial locality in multiprocessor caches. *Torrellas, J., + , T-C Jun 94* 651-663
fat pyramid network, wire-delay-independ. universal parallel computation. *Greenberg, R.I., T-C Dec 94* 1358-1364
finite buffered multistage interconnection networks, perform. anal. *Youngsong Mun, + , T-C Feb 94* 153-162
hierarchical ring-based shared memory multiprocessors, perform. *Holliday, M., + , T-C Jan 94* 52-67
hypercube commun. delay, wormhole routing. *Jong Kim, + , T-C Jul 94* 806-814
micro-grain VLSI array archits., area time trade-offs. *Singh Bajwa, R., + , T-C Oct 94* 1121-1128
multilevel bus networks for hierarchical multiprocessors, perform. anal. *Mahmud, S.M., T-C Jul 94* 789-805
multistate models, perform., reliab. anal. *Veeraraghavan, M., + , T-C Feb 94* 229-234
OR-parallel inference machine, perform. eval., archit. and load balancing. *Naganuma, J., + , T-C Sep 94* 1062-1075
performability anal. of distributed real-time systs. *Shallof, A., + , T-C Feb 94* 255-256
program parallelism, instruction window size trade-offs. *Dubey, P.K., + , T-C Apr 94* 431-442
reconfiguring hypercubes and meshes under faults, hardware strategies. *Banerjee, P., + , T-C Jul 94* 841-848
trace-sampling techs. for multi-megabyte caches. *Kessler, R.E., + , T-C Jun 94* 664-675
variable instruction length computers, perform. eval. of decoded instruction cache. *Intrater, G.D., + , T-C Oct 94* 1140-1150

Computer pipeline processing; cf. Pipeline processing

Computer reliability
butterfly distributed-memory multiprocessors, reliab. *Nian-Feng Tzeng, T-C Sep 94* 1004-1013

Computer reliability; cf. Computer fault tolerance

Computers; cf. Distributed computing; Multiprocessing; Optical computing; Parallel machines; Parallel processing; Virtual computers

Computer testing; cf. Computer fault diagnosis

Concurrency control
program parallelism, instruction window size trade-offs. *Dubey, P.K., + , T-C Apr 94* 431-442
store-and-forward deadlock avoidance, optimal centralized algms. *Blazewicz, J., + , T-C Nov 94* 1333-1338

Control systems; cf. Self-organizing control
Cryptography
block and stream cypher fns., cellular automata implement., theory/appls. *Nandi, S.*, + , *T-C Dec 94* 1346-1357
smart card RSA signature computations. *Burns, J.*, + , *T-C Feb 94* 163-174
systolic lin.-array multiplier for right-shift algms. *Kornerup, P.*, *T-C Aug 94* 892-898
CSMA; cf. Carrier-sense multiaccess
Curve fitting
fuzzy systs., universal approximators. *Kosko, B.*, *T-C Nov 94* 1329-1333
Cyclic coding; cf. Shift-register coding

D

Data buses
asynchronous binary arbitration, digital transm.-line busses. *Kipnis, S.*, *T-C Apr 94* 484-489
multilevel bus networks for hierarchical multiprocessors, perform. anal. *Mahmud, S.M.*, *T-C Jul 94* 789-805
proc. load sharing, bus and tree networks, closed form solns. *Bataineh, S.*, + , *T-C Oct 94* 1184-1196
Data communication; cf. Local area networks; Multiprocessing, interconnection
Data handling
ROM reciprocal table accuracy meas. *DasSarma, D.*, + , *T-C Aug 94* 932-940
squaring/multiplying large integers. *Zuras, D.*, *T-C Aug 94* 899-908
Data models
ARC, parallel VM for abstr. data type programs. *Welch, L.R.*, *T-C Nov 94* 1249-1261
Data processing; cf. Optical data processing
Data security; cf. Cryptography
Data structures
Boolean manipulation with OBDDs, extention, FBDDs. *Gergov, J.*, + , *T-C Oct 94* 1197-1209
shared queues, nonblocking algm., compare-and-swap. *Prakash, S.*, + , *T-C May 94* 548-559
Decision-making
retry policy, optimal, based on fault class. *Tein-Hsiang Lin*, + , *T-C Sep 94* 1014-1025
Decision-making; cf. Bayes procedures
Delay effects
fat pyramid network, wire-delay-independ. universal parallel computation. *Greenberg, R.I.*, *T-C Dec 94* 1358-1364
Design automation software; cf. Hardware design languages
Design methodology
PLA, multiple valued, design, optim. tech. *Asari, K.V.*, + , *T-C Jan 94* 118-122
Detection; cf. Fault diagnosis
Determinants; cf. Inners
DFT; cf. Discrete Fourier transforms
Diagnosis; cf. Fault diagnosis
Digital arithmetic
2Z, sync. HDL. *Vuillemin, J.E.*, *T-C Aug 94* 868-879
accurate LNS arith. unit, interleaved memory fn. interpolators. *Lewis, D.M.*, *T-C Aug 94* 974-982
ALUs, 3-1 interlock collapsing, high perform. *Phillips, J.*, + , *T-C Mar 94* 257-268
high-radix division and sq.-root, speculation. *Cortadella, J.*, + , *T-C Aug 94* 919-931
Modulus Replication Residue Number System, multivariate mapping. *Wigley, N.M.*, + , *T-C Jan 94* 78-86
online arith., charactn. of computable fns. *Muller, J.-M.*, *T-C Jun 94* 752-755
residue generators, multioperand modular adders, carry-save adders. *Piestrak, S.J.*, *T-C Jan 94* 68-77
squaring/multiplying large integers. *Zuras, D.*, *T-C Aug 94* 899-908
systolic lin.-array multiplier for right-shift algms. *Kornerup, P.*, *T-C Aug 94* 892-898
ternary multiplication, multivalued I^2L technol. *De, M.*, + , *T-C May 94* 603-607
Digital arithmetic; cf. Arithmetic
Digital communication; cf. Coding/decoding
Discrete Fourier transforms
algm.-based fault tolerance for FFT networks. *Sying-Jyan Wang*, + , *T-C Jul 94* 849-854
correction to "Algorithm-based fault tolerance for FFT networks" (Jul 94 849-854). *Wang, S.-J.*, + , *T-C Oct 94* 1248
correction to "Algorithm-based fault tolerance for FFT networks" (Jul 94 849-854). *Wang, S.-J.*, + , *T-C Oct 94* 1248
Disk recording; cf. Magnetic disk recording
Distributed computing
comments on "Availability of k-coterie" (by H. Kakugawa et al., May 93 553-558). *Yuan, S.-M.*, + , *T-C Dec 94* 1457
distributed computing on regular networks, anonymous nodes. *Lakshman, T.V.*, + , *T-C Feb 94* 211-218
fault ident. algm. for diagnosable systs. *Radoytchevsky, V.T.*, + , *T-C Feb 94* 254-255
heterog. distributed real-time systs., load sharing considering future task arrivals. *Chao-Ju Hou*, + , *T-C Sep 94* 1076-1090
inform. dissemination in distributed systs., faulty units. *Bagchi, A.*, + , *T-C Jun 94* 698-710
logically instantaneous message passing, asynchronous distributed systs. *Soneoka, T.*, + , *T-C May 94* 513-527
network recogn. problems, comments. *Sun, C.-H.*, + , *T-C Jun 94* 768
performability anal. of distributed real-time systs. *Shallof, A.*, + , *T-C Feb 94* 255-256
probabilistic clock sync. in large distributed systs. *Olson, A.*, + , *T-C Sep 94* 1106-1112
reliab. anal. under program execution constraints. *Deng-Jyi Chen*, + , *T-C Jan 94* 87-97
reset subsystem. *Arora, A.*, + , *T-C Sep 94* 1026-1038
store-and-forward deadlock avoidance, optimal centralized algms. *Blazewicz, J.*, + , *T-C Nov 94* 1333-1338
Distributed memories
butterfly distributed-memory multiprocessors, reliab. *Nian-Feng Tzeng*, *T-C Sep 94* 1004-1013
disk arrays with multiple failures, uniform parity group distrib. *Ng, S.W.*, + , *T-C Apr 94* 501-506
reconfiguring hypercubes and meshes under faults, hardware strategies. *Banerjee, P.*, + , *T-C Jul 94* 841-848
Division
high-radix division and sq.-root, speculation. *Cortadella, J.*, + , *T-C Aug 94* 919-931
rounding scheme, Newton-Raphson method, redundant binary representation. *Kabuo, H.*, + , *T-C Jan 94* 43-51
very-high radix division, prescaling and selection by rounding. *Ercegovac, M.D.*, + , *T-C Aug 94* 909-918
DRAM chips
reconfigured RAM testing, hypergraph coloring. *Franklin, M.*, + , *T-C Jun 94* 725-736
Dynamic programming
optimal shortest-path routing policy for network computers, regular mesh-connected topologies. *Weller, T.*, + , *T-C Jul 94* 862-863

E

Economics; cf. Computer economics; Microcomputer economics
Eigenvalues/eigenfunctions
fast num. algms. via exception handling. *Demmel, J.W.*, + , *T-C Aug 94* 983-992
redundant and online CORDIC for unitary transforms. *Hemkumar, N.D.*, + , *T-C Aug 94* 941-954
Error analysis
accurate LNS arith. unit, interleaved memory fn. interpolators. *Lewis, D.M.*, *T-C Aug 94* 974-982
hardware-based algms. for elementary fn. computations, rect. multipliers. *Wong, W.F.*, + , *T-C Mar 94* 278-294
rounding scheme, Newton-Raphson method, redundant binary representation. *Kabuo, H.*, + , *T-C Jan 94* 43-51
Error-correction coding
(12,8) systematic binary code for correcting single errors and detecting adjacent errors. *Blaum, M.*, + , *T-C Jan 94* 125
algm.-based fault tolerance. *Feng, G.L.*, + , *T-C Mar 94* 370-374
asymmetric/unidirectional error correcting/detecting codes. *Al-Bassam, S.*, + , *T-C May 94* 590-597
CAECC design, cellular automata based error correcting code. *Chowdhury, D.R.*, + , *T-C Jun 94* 759-764
reliable floating-point arith., error-coded operands. *Jien-Chung Lo*, *T-C Apr 94* 400-412
systolic power-sum cct. for GF(2^m). *Shyue-Win Wei*, *T-C Feb 94* 226-229
t-unidirectional error-correcting and d-unidirectional error-detecting codes. *Ray-Chaudhuri, D.K.*, + , *T-C Oct 94* 1221-1226
Error-detection coding
(12,8) systematic binary code for correcting single errors and detecting adjacent errors. *Blaum, M.*, + , *T-C Jan 94* 125
asymmetric/unidirectional error correcting/detecting codes. *Al-Bassam, S.*, + , *T-C May 94* 590-597
CAECC design, cellular automata based error correcting code. *Chowdhury, D.R.*, + , *T-C Jun 94* 759-764

totally self-checking checker, parallel unordered coding scheme. *Burns, S.W., + , T-C Apr 94* 490-495
t-unidirectional error-correcting and d-unidirectional error-detecting codes. *Ray-Chaudhuri, D.K., + , T-C Oct 94* 1221-1226
Exponentiation
bit-serial multipliers/squares. *Jenne, P., + , T-C Dec 94* 1445-1450

F

Failure analysis
asynchronous-complete networks with intermittent link failures, election. *Abu-Amara, H., + , T-C Jul 94* 778-788
hypercubes, enhanced, diagnosability. *Dajin Wang, T-C Sep 94* 1054-1061
retry policy, optimal, based on fault class. *Tein-Hsiang Lin, + , T-C Sep 94* 1014-1025
Failure analysis; cf. Fault diagnosis; Fault trees
FASTBUS
asynchronous binary arbitration, digital transm.-line busses. *Kipnis, S., T-C Apr 94* 484-489
Fast Fourier transforms; cf. Discrete F urier transforms
Fault diagnosis
faulty proc. element ident., diagnosis by signature anal. *Karpovsky, M.G., + , T-C Feb 94* 141-152
multiple fault detect. in parity checkers. *Wen-Ben Jone, + , T-C Sep 94* 1096-1099
polynomial-time testable combinat. ccts. *Rao, N.S.V., + , T-C Nov 94* 1298-1308
Fault diagnosis; cf. Computer fault diagnosis; Logic circuit fault diagnosis; Memory fault diagnosis; Software fault diagnosis
Fault tolerance
conditional connectivity measures for large multiprocessor systs. *Latifi, S., + , T-C Feb 94* 218-222
inform. dissemination in distributed systs., faulty units. *Bagchi, A., + , T-C Jun 94* 698-710
PDP networks, comparative fault tolerance. *Segee, B.E., + , T-C Nov 94* 1323-1329
probabilistic clock sync. in large distributed systs. *Olson, A., + , T-C Sep 94* 1106-1112
Fault tolerance; cf. Communication system fault tolerance; Computer fault tolerance; Logic circuit fault tolerance; Memory fault tolerance; Microcomputer fault tolerance; Network fault tolerance; Software fault tolerance
Fault trees
inform. dissemination in distributed systs., faulty units. *Bagchi, A., + , T-C Jun 94* 698-710
FDDI
sync. message deadlines, timed token medium access control protocol. *Agrawal, G., + , T-C Mar 94* 327-339
Feedforward neural networks
PDP networks, comparative fault tolerance. *Segee, B.E., + , T-C Nov 94* 1323-1329
FET integrated circuits; cf. CMOS integrated circuits
FFT (fast Fourier transform); cf. Discrete Fourier transforms
Fields (algebraic); cf. Galois fields
Finite automata
finite-state machines testing, state ident. and verification. *Lee, D., + , T-C Mar 94* 306-320
microprogrammable asynchronous controller modules. *Tinder, R.F., + , T-C Oct 94* 1226-1232
online arith., charactn. of computable fns. *Muller, J.-M., T-C Jun 94* 752-755
μP behavioral equivalence, automated verification. *Corella, F., T-C Jan 94* 115-117
Firmware; cf. Microprogramming
Fixed-point arithmetic
CORDIC argument reduction method, unified and division-free. *Hahn, H., + , T-C Nov 94* 1339-1344
Flip-flops
μP behavioral equivalence, automated verification. *Corella, F., T-C Jan 94* 115-117
Floating-point arithmetic
CORDIC argument reduction method, unified and division-free. *Hahn, H., + , T-C Nov 94* 1339-1344
exactly rounded elementary fns., hardware designs. *Schulte, M.J., + , T-C Aug 94* 964-973
fast num. algms. via exception handling. *Demmel, J.W., + , T-C Aug 94* 983-992
hardware-based algms. for elementary fn. computations, rect. multipliers. *Wong, W.F., + , T-C Mar 94* 278-294
reliable floating-point arith., error-coded operands. *Jien-Chung Lo, T-C Apr 94* 400-412
rounding scheme, Newton-Raphson method, redundant binary representation. *Kabuo, H., + , T-C Jan 94* 43-51
Fourier transforms; cf. Discrete Fourier transforms
Frequency-division multiplexing; cf. Wavelength-division multiplexing
Fuzzy neural networks
fuzzy systs., universal approximators. *Kosko, B., T-C Nov 94* 1329-1333

G

Galois fields
systolic power-sum cct. for GF(2^m). *Shyue-Win Wei, T-C Feb 94* 226-229
Geometry; cf. Computational geometry
Graphics; cf. Computer graphics
Graph theory
alg. path problem, efficient regular arrays. *Pen-Yuang Chang, + , T-C Jul 94* 769-777
almost sure diagnosis of almost every good element. *La Forge, L.E., + , T-C Mar 94* 295-305
binary decision diags., characterization. *Wegener, I., T-C Mar 94* 383-384
hypercubes, near embeddings, Cayley graphs on symmetric group. *Miller, Z., + , T-C Jan 94* 13-22
string visualization, display conflicts computing. *Mehta, D.P., + , T-C Mar 94* 350-361
Graph theory; cf. Hypercube networks; Trees, graphs
Group theory
hypercubes, near embeddings, Cayley graphs on symmetric group. *Miller, Z., + , T-C Jan 94* 13-22

H

Hardware design languages
2Z, sync. HDL. *Vuillemin, J.E., T-C Aug 94* 868-879
Hierarchical memories; cf. Memory hierarchies
Hierarchical systems
MIN permutation classes, hierarchical class. *Das, N., + , T-C Dec 94* 1439-1444
High-speed integrated circuits; cf. Very-high-speed integrated circuits
Hypercube networks
bridged and twisted hypercubes. *Dax, R.K., + , T-C Oct 94* 1240-1247
C2SC MIN operating in the broadcast mode, reconfiguration schemes. *Sibai, F.N., + , T-C Sep 94* 1112-1119
commun. delay, wormhole routing. *Jong Kim, + , T-C Jul 94* 806-814
conditional connectivity measures for large multiprocessor systs. *Latifi, S., + , T-C Feb 94* 218-222
cube-connected cycles graphs embedding, faulty hypercubes. *Bruck, J., + , T-C Oct 94* 1210-1220
diagonal and toroidal mesh networks. *Tang, K.W., + , T-C Jul 94* 815-826
distributed computing on regular networks, anonymous nodes. *Lakshman, T.V., + , T-C Feb 94* 211-218
embedding rings and meshes, faulty hypercubes. *Pei-Ji Yang, + , T-C May 94* 608-613
enhanced hypercubes, diagnosability. *Dajin Wang, T-C Sep 94* 1054-1061
hierarchical scalable photonic archits. for high-perform. proc. interconnection, addendum. *Dowd, P.W., + , T-C Jul 94* 864
incomplete, struct./tree embedding apsects. *Tzeng, N.-F., + , T-C Dec 94* 1434-1439
near embeddings, Cayley graphs, symmetric group. *Miller, Z., + , T-C Jan 94* 13-22
parallel algm. for multibutterfly network reconfiguration. *Goldberg, A.V., + , T-C Mar 94* 321-326
reconfiguring hypercubes and meshes under faults, hardware strategies. *Banerjee, P., + , T-C Jul 94* 841-848
resource placement, multiple-adjacency codes. *Hsing-Lung Chen, + , T-C Jan 94* 23-33
star graphs, genus. *Hortzeman, D.A., + , T-C Jun 94* 755-759
synchronisation, fault tolerance. *Harrington, M., + , T-C Oct 94* 1175-1183
task modules assignment, hypercubes, component failures. *Bing-Rung Tsai, + , T-C May 94* 613-618

I

Identification; cf. Finite automata
IEEE standards
cycle compensation protocol, fair protocol for unidirectional twin-bus archit. *Yean-Shiang Leu, + , T-C Jan 94* 1-12
Inference mechanisms
conceptual representation of waveforms for temporal reasoning. *Cyre, W.R., T-C Feb 94* 186-200

OR-parallel inference machine, perform. eval., archit. and load balancing. *Nagaguma, J., + , T-C Sep 94* 1062-1075
Inners
constant-time inner product/matrix computations, permutation network processors. *Lin, M.-B., + , T-C Dec 94* 1429-1434
Integrated circuit design
2-layer interconnection model, bends and dists. of paths among obstacles. *Lee, D.T., + , T-C Jun 94* 711-724
high-speed area-efficient multiplier design. *Kawahito, S., + , T-C Jan 94* 34-42
PLA, multiple valued, design, optim. tech. *Asari, K.V., + , T-C Jan 94* 118-122
Integrated circuit design; cf. Layout, integrated circuits
Integrated circuit manufacture
defect-tolerant ICs, optimum no. of spares. *Thibeault, C., + , T-C Jun 94* 687-697
Integrated circuits; cf. Application-specific integrated circuits; CMOS integrated circuits; Very-high-speed integrated circuits; Very-large-scale integration; Wafer-scale integration
Integrated injection logic
ternary multiplication, multivalued I^2L technol. *De, M., + , T-C May 94* 603-607
Interconnection networks; cf. Multiprocessing, interconnection
Interleaved coding
systolic lin.-array multiplier for right-shift algms. *Kornerup, P., T-C Aug 94* 892-898
Interleaved memories
accurate LNS arith. unit, interleaved memory fn. interpolators. *Lewis, D.M., T-C Aug 94* 974-982
Interpolation
accurate LNS arith. unit, interleaved memory fn. interpolators. *Lewis, D.M., T-C Aug 94* 974-982

K

Knowledge representation
conceptual representation of waveforms for temporal reasoning. *Cyre, W.R., T-C Feb 94* 186-200

L

LAN; cf. Local area networks
Languages; cf. Natural language systems
Large-scale integration; cf. Very-large-scale integration
Layout, integrated circuits
knock-knee layouts, global approach. *Sarrafzadeh, M., + , T-C May 94* 581-589
Learning systems
seq. and parallel neural network vector quantizers. *Parhi, K.K., + , T-C Jan 94* 104-109
Linear algebra
fast num. algms. via exception handling. *Demmel, J.W., + , T-C Aug 94* 983-992
Linear algebra; cf. Matrices
Linear circuits
private network appls., fault-tolerant, reliab. models. *Balakrishnan, M., + , T-C Sep 94* 1039-1053
Linear programming
microcode bit optim., complementary approaches. *In-Cheol Park, + , T-C Feb 94* 234-239
Linear systems (algebraic); cf. Linear algebra
Local area networks
cycle compensation protocol, fair protocol for unidirectional twin-bus archit. *Yean-Shiang Leu, + , T-C Jan 94* 1-12
sync. message deadlines, timed token medium access control protocol. *Agrawal, G., + , T-C Mar 94* 327-339
transparent bridging of CSMA/CD networks, perform., implement. *Kwok, C.K., + , T-C Feb 94* 247-253
Logarithmic arithmetic
accurate LNS arith. unit, interleaved memory fn. interpolators. *Lewis, D.M., T-C Aug 94* 974-982
BKM algm. for complex elementary fns. *Bajard, J.-C., + , T-C Aug 94* 955-963
Logic arrays
fault-tolerant VLSI/WSI reliab. modeling, multiple-level redundancy. *Chen, Y.-Y., + , T-C Jun 94* 737-748
iterative logic arrays, efficient fault detect., functional approach. *Friedman, A.D., T-C Dec 94* 1365-1375
iter. logic arrays testing for seq. faults. *Chih-Yuang Su, + , T-C Apr 94* 495-501
serial array time slot interchangers and opt. implement. *Jordan, H.F., + , T-C Nov 94* 1309-1318
Logic arrays; cf. Programmable logic arrays
Logic circuit fault diagnosis
combinational cct. single-fault detect. probab., internal sig. lines, tight lower bounds. *Ali, S.A., + , T-C Dec 94* 1426-1428
fault dropping for multiple fault anal. *Karkouri, Y., + , T-C Jan 94* 98-103
iterative logic arrays, efficient fault detect., functional approach. *Friedman, A.D., T-C Dec 94* 1365-1375
multiple fault detect. in parity checkers. *Wen-Ben Jone, + , T-C Sep 94* 1096-1099
Logic circuit fault diagnosis; cf. Sequential logic circuit fault diagnosis
Logic circuit fault tolerance
1-out-of-3 code checker. *Wang, J.Q., + , T-C Oct 94* 1238-1240
almost sure diagnosis of almost every good element. *La Forge, L.E., + , T-C Mar 94* 295-305
defect-tolerant ICs, optimum no. of spares. *Thibeault, C., + , T-C Jun 94* 687-697
VLSI/WSI systs., multiple-level redundancy. *Chen, Y.-Y., + , T-C Jun 94* 737-748
Logic circuits
carry-save redundant nos. based cct. *Parhami, B., T-C Mar 94* 381
systolic power-sum cct. for GF(2^m). *Shyue-Win Wei, T-C Feb 94* 226-229
Logic circuits; cf. Addition; Asynchronous logic circuits; Combinational circuits; Integrated injection logic; Logic arrays; Logic modules; Sequential logic circuits
Logic circuit testing
fault dropping for multiple fault anal. *Karkouri, Y., + , T-C Jan 94* 98-103
faulty proc. element ident., diagnosis by signature anal. *Karpovsky, M.G., + , T-C Feb 94* 141-152
iter. logic arrays testing for seq. faults. *Chih-Yuang Su, + , T-C Apr 94* 495-501
polynomial time testability of ccts. generated by input decomp. *Gueesang Lee, + , T-C Feb 94* 201-210
polynomial-time testable combinat. ccts. *Rao, N.S.V., + , T-C Nov 94* 1298-1308
reconfigured RAM testing, hypergraph coloring. *Franklin, M., + , T-C Jun 94* 725-736
Logic circuit testing; cf. Logic circuit fault diagnosis; Sequential logic circuit testing
Logic design
1-out-of-3 code checker. *Wang, J.Q., + , T-C Oct 94* 1238-1240
asynchronous CMOS cct. design, state assignment approach. *Kantabutra, V., + , T-C Apr 94* 460-469
Boolean manipulation with OBDDs, extention, FBDDs. *Gergov, J., + , T-C Oct 94* 1197-1209
CMOS combinat. gates synthesis, innovative struct. *Buonanno, G., + , T-C Apr 94* 385-399
fault tolerant arrays, flexible redundancy. *Ramirez, J., + , T-C Apr 94* 413-430
hybrid signed no. systs., redundant no. representations, bounded carry. *Phatak, D.S., + , T-C Aug 94* 880-891
over-redundant digit sets and design of digit-by-digit division units. *Montuschi, P., + , T-C Mar 94* 269-277
Reed-Muller expansions of switching fn. *Vinnakota, B., + , T-C Jan 94* 122-124
totally self-checking checker, parallel unordered coding scheme. *Burns, S.W., + , T-C Apr 94* 490-495
Logic functions
Reed-Muller expansions of switching fn. *Vinnakota, B., + , T-C Jan 94* 122-124
Logic functions; cf. Boolean functions
Logic modules
microprogrammable asynchronous controller modules. *Tinder, R.F., + , T-C Oct 94* 1226-1232
systolic lin.-array multiplier for right-shift algms. *Kornerup, P., T-C Aug 94* 892-898
Logic programming
μP behavioral equivalence, automated verification. *Corella, F., T-C Jan 94* 115-117
Logic programming; cf. Prolog

M

Magnetic disk recording
disk arrays with multiple failures, uniform parity group distrib. *Ng, S.W., + , T-C Apr 94* 501-506

Magnetic recording; cf. Magnetic disk recording
Maintenance; cf. Communication system maintenance
Markov processes
perform. and reliab. anal., multistate models. *Veeraraghavan, M., + , T-C Feb 94* 229-234
private network appls., fault-tolerant, reliab. models. *Balakrishnan, M., + , T-C Sep 94* 1039-1053
Mathematical programming; cf. Dynamic programming; Linear programming
Matrices
optimal parallel and pipelined proc., class of matrices. *Corinthios, M.J., T-C Apr 94* 443-459
redundant and online CORDIC for unitary transforms. *Hemkumar, N.D., + , T-C Aug 94* 941-954
Matrices; cf. Boolean functions
Matrix decomposition/factorization
{0,1}-matrices, simple decomp. *Swaminathan, R., + , T-C May 94* 629-633
Matrix multiplication
alg. path problem, efficient regular arrays. *Pen-Yuang Chang, + , T-C Jul 94* 769-777
constant-time inner product/matrix computations, permutation network processors. *Lin, M.-B., + , T-C Dec 94* 1429-1434
Measurement-system data handling; cf. FASTBUS
Memories; cf. Buffer memories; Cache memories; Distributed memories; Interleaved memories; Random-access memories; Read-only memories
Memory fault diagnosis
reconfigured RAM testing, hypergraph coloring. *Franklin, M., + , T-C Jun 94* 725-736
Memory fault tolerance
disk arrays with multiple failures, uniform parity group distrib. *Ng, S.W., + , T-C Apr 94* 501-506
Memory hierarchies
context switching, suscept. of programs. *Hwu, W.-M.W., + , T-C Sep 94* 994-1003
disk arrays with multiple failures, uniform parity group distrib. *Ng, S.W., + , T-C Apr 94* 501-506
multiaccess frame buffer archit. *Harper, D.T., III, T-C May 94* 618-622
trace-sampling techs. for multi-megabyte caches. *Kessler, R.E., + , T-C Jun 94* 664-675
Memory management
global shared buffer mgt. policies in cluster environ. *Dan, A., + , T-C Nov 94* 1281-1297
Memory management; cf. Protocols, memory
Memory testing
reconfigured RAM testing, hypergraph coloring. *Franklin, M., + , T-C Jun 94* 725-736
Metropolitan area networks
cycle compensation protocol, fair protocol for unidirectional twin-bus archit. *Yean-Shiang Leu, + , T-C Jan 94* 1-12
Manhattan Street Network vs. 2-D torus, cost-perform. *Chung, T.Y., + , T-C Feb 94* 240-243
Microcomputer economics
Hyeti defect-tolerant microprocessor, expt./cost-effectiveness anal. *Leveugle, R., + , T-C Dec 94* 1398-1406
Microcomputer fault tolerance
Hyeti defect-tolerant microprocessor, expt./cost-effectiveness anal. *Leveugle, R., + , T-C Dec 94* 1398-1406
Microprocessors
behavioral equivalence, automated verification. *Corella, F., T-C Jan 94* 115-117
Hyeti defect-tolerant microprocessor, expt./cost-effectiveness anal. *Leveugle, R., + , T-C Dec 94* 1398-1406
Microprogramming
microcode bit optim., complementary approaches. *In-Cheol Park, + , T-C Feb 94* 234-239
Minimization methods
2-layer interconnection model, bends and dists. of paths among obstacles. *Lee, D.T., + , T-C Jun 94* 711-724
CMOS combinat. gates synthesis, innovative struct. *Buonanno, G., + , T-C Apr 94* 385-399
corrections to "Fast self-routing permutation switching on an asymptotically minimum cost network" (Dec 93 1469-1479). *Jan, C.Y., + , T-C Sep 94* 1120
heterog. distributed real-time systs., load sharing considering future task arrivals. *Chuo-Ju Hou, + , T-C Sep 94* 1076-1090
hypercubes, resource placement, multiple-adjacency codes. *Hsing-Lung Chen, + , T-C Jan 94* 23-33
microcode bit optim., complementary approaches. *In-Cheol Park, + , T-C Feb 94* 234-239
PLA, multiple valued, design, optim. tech. *Asari, K.V., + , T-C Jan 94* 118-122
retry policy, optimal, based on fault class. *Tein-Hsiang Lin, + , T-C Sep 94* 1014-1025
task modules assignment, hypercubes, component failures. *Bing-Rung Tsai, + , T-C May 94* 613-618
Modeling; cf. Data models; Reliability modeling
MOSFET logic devices; cf. CMOSFET logic devices
MOS integrated circuits; cf. CMOS integrated circuits
Multiaccess communication; cf. Carrier-sense multiaccess; Code-division multiaccess; Protocols, access
Multilevel systems; cf. Hierarchical systems
Multiplexing; cf. Wavelength-division multiplexing
Multiplication
bit-serial multipliers/squares. *Ienne, P., + , T-C Dec 94* 1445-1450
decomp. of complex multipliers, polynomial encoding. *Katti, R., T-C Mar 94* 381-383
digit-set conversions, generalizations and appls. *Kornerup, P., T-C May 94* 622-629
exactly rounded elementary fns., hardware designs. *Schulte, M.J., + , T-C Aug 94* 964-973
high-speed area-efficient multiplier design. *Kawahito, S., + , T-C Jan 94* 34-42
hybrid signed no. systs., redundant no. representations, bounded carry. *Phatak, D.S., + , T-C Aug 94* 880-891
squaring/multiplying large integers. *Zuras, D., T-C Aug 94* 899-908
systolic lin.-array multiplier for right-shift algms. *Kornerup, P., T-C Aug 94* 892-898
ternary multiplication, multivalued I^2L technol. *De, M., + , T-C May 94* 603-607
Multiplication; cf. Matrix multiplication
Multiprocessing
algm.-based fault tolerance, check set constr. *Gu, D., + , T-C Jun 94* 641-650
cluster-based multiprocessors, perform. anal. *Mohapatra, P., + , T-C Jan 94* 109-114
multilevel bus networks for hierarchical multiprocessors, perform. anal. *Mahmud, S.M., T-C Jul 94* 789-805
optimal timeouts, distributed real-time load sharing. *Chao-Ju Hou, + , T-C May 94* 528-547
roll-forward checkpointing scheme, fault-tolerant archit. *Pradhan, D.K., + , T-C Oct 94* 1163-1174
Multiprocessing; cf. Neural networks; Parallel processing
Multiprocessing, interconnection
2-layer interconnection model, bends and dists. of paths among obstacles. *Lee, D.T., + , T-C Jun 94* 711-724
butterfly distributed-memory multiprocessors, reliab. *Nian-Feng Tzeng, T-C Sep 94* 1004-1013
chaos router, randomizing nonminimal adaptive packet router. *Konstantinidou, S., + , T-C Dec 94* 1386-1397
Clos networks, cct. switched, perform. modeling and eval. *Youngsong Mun, + , T-C Jul 94* 854-861
cluster-based multiprocessors, perform. anal. *Mohapatra, P., + , T-C Jan 94* 109-114
compressed tree machines. *Si-Qing Zheng, T-C Feb 94* 222-225
conditional connectivity measures for large multiprocessor systs. *Latifi, S., + , T-C Feb 94* 218-222
conflict resoln., fault-free path selection in multipath MINs. *Abonamah, A.A., + , T-C Mar 94* 374-380
const. time sorting on reconfigurable meshes. *Chen, Y.-C., + , T-C Jun 94* 749-751
distributed sens. integrat. problem, versatile archit. *Iyengar, S.S., + , T-C Feb 94* 175-185
edge fault tolerance in recursively decomposable regular networks. *Lagman, A., + , T-C Apr 94* 470-475
fat pyramid network, wire-delay-independ. universal parallel computation. *Greenberg, R.I., T-C Dec 94* 1358-1364
finite buffer anal. of multistage interconnection networks. *Jianxun Ding, + , T-C Feb 94* 243-247
optimal shortest-path routing policy for network computers, regular mesh-connected topologies. *Weller, T., + , T-C Jul 94* 862-863
perfect shifters, MIN. *Fiduccia, C.M., + , T-C Mar 94* 340-349
perform. anal. of finite buffered MINs. *Youngsong Mun, + , T-C Feb 94* 153-162
proc. load sharing, bus and tree networks, closed form solns. *Bataineh, S., + , T-C Oct 94* 1184-1196
rearrangeable multistage interconnection networks, routing algm. *Feng, T.-Y., + , T-C Nov 94* 1270-1280
self-routing permutation networks. *Lee, S., + , T-C Nov 94* 1319-1323
serial array time slot interchangers and opt. implement. *Jordan, H.F., + , T-C Nov 94* 1309-1318
storage-efficient deadlock-free packet routing algms., torus networks. *Cypher, R., + , T-C Dec 94* 1376-1385

Multiprocessing, interconnection; cf. Hypercube networks; Permutation networks
Multiprogramming
context switching, suscept. of programs. *Hwu, W.-M.W., + , T-C Sep 94* 994-1003
Multisensor systems
distributed sens. integrat. problem, versatile archit. *Iyengar, S.S., + , T-C Feb 94* 175-185
Multivalued logic
ternary multiplication, multivalued I^2L technol. *De, M., + , T-C May 94* 603-607
Multivalued logic devices
PLA, multiple valued, design, optim. tech. *Asari, K.V., + , T-C Jan 94* 118-122
Multivibrators; cf. Flip-flops

N

Natural language systems
conceptual representation of waveforms for temporal reasoning. *Cyre, W.R., T-C Feb 94* 186-200
Network fault tolerance
algm.-based fault tolerance for FFT networks. *Sying-Jyan Wang, + , T-C Jul 94* 849-854
comments, with reply, on "Network resilience: A measure of network fault tolerance" (by W. Najjar and J.-L. Gaudiot, Feb 90 174-181). *Hwang, F.K., T-C Dec 94* 1451-1453
correction to "Algorithm-based fault tolerance for FFT networks" (Jul 94 849-854). *Wang, S.-J., + , T-C Oct 94* 1248
distributed sens. integrat. problem, versatile archit. *Iyengar, S.S., + , T-C Feb 94* 175-185
edge fault tolerance in recursively decomposable regular networks. *Lagman, A., + , T-C Apr 94* 470-475
parallel algm. for multibutterfly network reconfiguration. *Goldberg, A.V., + , T-C Mar 94* 321-326
private network appls., fault-tolerant, reliab. models. *Balakrishnan, M., + , T-C Sep 94* 1039-1053
Networks; cf. Multiprocessing, interconnection; Neural networks; Permutation networks; Petri nets
Neural networks
seq. and parallel neural network vector quantizers. *Parhi, K.K., + , T-C Jan 94* 104-109
Neural networks; cf. Feedforward neural networks; Fuzzy neural networks
Newton-Raphson method
rounding scheme, Newton-Raphson method, redundant binary representation. *Kabuo, H., + , T-C Jan 94* 43-51
Numerical methods; cf. Arithmetic
Numerical stability
fast num. algms. via exception handling. *Demmel, J.W., + , T-C Aug 94* 983-992

O

Optical computing
serial array time slot interchangers and opt. implement. *Jordan, H.F., + , T-C Nov 94* 1309-1318
Optical data processing
hierarchical scalable photonic archits. for high-perform. proc. interconnection, addendum. *Dowd, P.W., + , T-C Jul 94* 864
Optical fiber communication; cf. Wavelength-division multiplexing
Optical interconnections
serial array time slot interchangers and opt. implement. *Jordan, H.F., + , T-C Nov 94* 1309-1318

P

Packet radio
optimal channel access protocol, multiple reception capacity. *Chlamtac, I., + , T-C Apr 94* 480-484
Packet switching
chaos router, randomizing nonminimal adaptive packet router. *Konstantinidou, S., + , T-C Dec 94* 1386-1397
finite buffer anal. of multistage interconnection networks. *Jianxun Ding, + , T-C Feb 94* 243-247
optimal channel access protocol, multiple reception capacity. *Chlamtac, I., + , T-C Apr 94* 480-484
storage-efficient deadlock-free packet routing algms., torus networks. *Cypher, R., + , T-C Dec 94* 1376-1385
Parallel algorithms
alg. path problem, efficient regular arrays. *Pen-Yuang Chang, + , T-C Jul 94* 769-777
const. time sorting on reconfigurable meshes. *Chen, Y.-C., + , T-C Jun 94* 749-751
divide-and-conquer based tridiagonal syst. solvers, unified archit. *Lopez, J., + , T-C Dec 94* 1413-1425
fast num. algms. via exception handling. *Demmel, J.W., + , T-C Aug 94* 983-992
hypercubes, resource placement, multiple-adjacency codes. *Hsing-Lung Chen, + , T-C Jan 94* 23-33
multibutterfly network reconfiguration. *Goldberg, A.V., + , T-C Mar 94* 321-326
optimal timeouts, distributed real-time load sharing. *Chao-Ju Hou, + , T-C May 94* 528-547
perfect shifters, MIN. *Fiduccia, C.M., + , T-C Mar 94* 340-349
prime factor algm., extended diagonal struct., pipeline design. *Lun, D.P.-K., + , T-C Oct 94* 1232-1237
redundant and online CORDIC for unitary transforms. *Hemkumar, N.D., + , T-C Aug 94* 941-954
seq. and parallel neural network vector quantizers. *Parhi, K.K., + , T-C Jan 94* 104-109
ternary multiplication, multivalued I^2L technol. *De, M., + , T-C May 94* 603-607
totally self-checking checker, parallel unordered coding scheme. *Burns, S.W., + , T-C Apr 94* 490-495
Parallel architectures
ALUs, 3-1 interlock collapsing, high perform. *Phillips, J., + , T-C Mar 94* 257-268
butterfly distributed-memory multiprocessors, reliab. *Nian-Feng Tzeng, T-C Sep 94* 1004-1013
compressed tree machines. *Si-Qing Zheng, T-C Feb 94* 222-225
divide-and-conquer based tridiagonal syst. solvers, unified archit. *Lopez, J., + , T-C Dec 94* 1413-1425
hierarchical ring-based shared memory multiprocessors, perform. *Holliday, M., + , T-C Jan 94* 52-67
instruction-level parallelism for integrated control-flow monitoring. *Schuette, M.A., + , T-C Feb 94* 129-140
micro-grain VLSI array archits., area time trade-offs. *Singh Bajwa, R., + , T-C Oct 94* 1121-1128
multiaccess frame buffer archit. *Harper, D.T., III, T-C May 94* 618-622
multilevel bus networks for hierarchical multiprocessors, perform. anal. *Mahmud, S.M., T-C Jul 94* 789-805
optimal parallel and pipelined proc., class of matrices. *Corinthios, M.J., T-C Apr 94* 443-459
OR-parallel inference machine, perform. eval., archit. and load balancing. *Naganuma, J., + , T-C Sep 94* 1062-1075
perfect shifters, MIN. *Fiduccia, C.M., + , T-C Mar 94* 340-349
prime factor algm., extended diagonal struct., pipeline design. *Lun, D.P.-K., + , T-C Oct 94* 1232-1237
redundant and online CORDIC for unitary transforms. *Hemkumar, N.D., + , T-C Aug 94* 941-954
Parallel machines
OR-parallel inference machine, perform. eval., archit. and load balancing. *Naganuma, J., + , T-C Sep 94* 1062-1075
Parallel processing
fat pyramid network, wire-delay-independ. universal parallel computation. *Greenberg, R.I., T-C Dec 94* 1358-1364
fault tolerance in class of sorting networks. *Jianli Sun, + , T-C Jul 94* 827-837
fault tolerant arrays, flexible redundancy. *Ramirez, J., + , T-C Apr 94* 413-430
faulty proc. element ident., diagnosis by signature anal. *Karpovsky, M.G., + , T-C Feb 94* 141-152
Parallel processing; cf. Pipeline processing
Parallel processing, interconnection; cf. Multiprocessing, interconnection
Parallel programming
ARC, parallel VM for abstr. data type programs. *Welch, L.R., T-C Nov 94* 1249-1261
program parallelism, instruction window size trade-offs. *Dubey, P.K., + , T-C Apr 94* 431-442
Parameter estimation
heterog. distributed real-time systs., load sharing considering future task arrivals. *Chao-Ju Hou, + , T-C Sep 94* 1076-1090
private network appls., fault-tolerant, reliab. models. *Balakrishnan, M., + , T-C Sep 94* 1039-1053
retry policy, optimal, based on fault class. *Tein-Hsiang Lin, + , T-C Sep 94* 1014-1025
Parity check; cf. Error-correction coding; Error-detection coding
Permutation networks
constant-time inner product/matrix computations, permutation network processors. *Lin, M.-B., + , T-C Dec 94* 1429-1434

corrections to "Fast self-routing permutation switching on an asymptotically minimum cost network" (Dec 93 1469-1479). *Jan, C.Y., + , T-C Sep 94* 1120
MIN permutation classes, hierarchical class. *Das, N., + , T-C Dec 94* 1439-1444
self-routing permutation networks. *Lee, S., + , T-C Nov 94* 1319-1323
Petri nets
comments on "Analysis of self-stabilizing clock synchronization by means of stochastic Petri nets" (by M. Lu et al.May 90 597-604). *Ciardo, G., + , T-C Dec 94* 1453-1456
performability anal. of distributed real-time systs. *Shallof, A., + , T-C Feb 94* 255-256
Pipeline processing
carry-save redundant nos. based cct. *Parhami, B., T-C Mar 94* 381
optimal parallel and pipelined proc., class of matrices. *Corinthios, M.J., T-C Apr 94* 443-459
Pipeline processing; cf. Systolic arrays
PLA; cf. Programmable logic arrays
Polynomial approximation
accurate LNS arith. unit, interleaved memory fn. interpolators. *Lewis, D.M., T-C Aug 94* 974-982
exactly rounded elementary fns., hardware designs. *Schulte, M.J., + , T-C Aug 94* 964-973
Polynomial coding
decomp. of complex multipliers, polynomial encoding. *Katti, R., T-C Mar 94* 381-383
Privacy; cf. Communication system security; Cryptography
Probability
combinational cct. single-fault detect. probab., internal sig. lines, tight lower bounds. *Ali, S.A., + , T-C Dec 94* 1426-1428
heterog. distributed real-time systs., load sharing considering future task arrivals. *Chao-Ju Hou, + , T-C Sep 94* 1076-1090
Programmable logic arrays
multiple valued PLA design, optim. tech. *Asari, K.V., + , T-C Jan 94* 118-122
Programmable logic devices
microprogrammable asynchronous controller modules. *Tinder, R.F., + , T-C Oct 94* 1226-1232
Prolog
OR-parallel inference machine, perform. eval., archit. and load balancing. *Naganuma, J., + , T-C Sep 94* 1062-1075
Protocols
finite-state machines testing, state ident. and verification. *Lee, D., + , T-C Mar 94* 306-320
logically instantaneous message passing, asynchronous distributed systs. *Soneoka, T., + , T-C May 94* 513-527
Protocols, access
optimal channel access protocol, multiple reception capacity. *Chlamtac, I., + , T-C Apr 94* 480-484
sync. message deadlines, timed token medium access control protocol. *Agrawal, G., + , T-C Mar 94* 327-339
Protocols, memory
optimal channel access protocol, multiple reception capacity. *Chlamtac, I., + , T-C Apr 94* 480-484
Protocols, transport
cycle compensation protocol, fair protocol for unidirectional twin-bus archit. *Yean-Shiang Leu, + , T-C Jan 94* 1-12

Q

Quantization; cf. Vector quantization
Queuing analysis
cluster-based multiprocessors, perform. anal. *Mohapatra, P., + , T-C Jan 94* 109-114
heterog. distributed real-time systs., load sharing considering future task arrivals. *Chao-Ju Hou, + , T-C Sep 94* 1076-1090
multilevel bus networks for hierarchical multiprocessors, perform. anal. *Mahmud, S.M., T-C Jul 94* 789-805
shared queues, nonblocking algm., compare-and-swap. *Prakash, S., + , T-C May 94* 548-559
storage-efficient deadlock-free packet routing algms., torus networks. *Cypher, R., + , T-C Dec 94* 1376-1385

R

Radio communication; cf. Packet radio
Random-access memories
reconfigured RAM testing, hypergraph coloring. *Franklin, M., + , T-C Jun 94* 725-736
Random-access memories; cf. DRAM chips
Read-only memories
2Z, sync. HDL. *Vuillemin, J.E., T-C Aug 94* 868-879
accurate LNS arith. unit, interleaved memory fn. interpolators. *Lewis, D.M., T-C Aug 94* 974-982
reciprocal table accuracy meas. *DasSarma, D., + , T-C Aug 94* 932-940
Real-time systems
distributed real-time load sharing, optimal timeouts. *Chao-Ju Hou, + , T-C May 94* 528-547
heterog. distributed real-time systs., load sharing considering future task arrivals. *Chao-Ju Hou, + , T-C Sep 94* 1076-1090
performability anal. of distributed real-time systs. *Shallof, A., + , T-C Feb 94* 255-256
scheduling, integrat. precedence constraints and shared resources. *Spuri, M., + , T-C Dec 94* 1407-1412
Reasoning; cf. Knowledge representation
Reconfigurable architectures
butterfly distributed-memory multiprocessors, reliab. *Nian-Feng Tzeng, T-C Sep 94* 1004-1013
C2SC MIN operating in the broadcast mode, reconfiguration schemes. *Sibai, F.N., + , T-C Sep 94* 1112-1119
const. time sorting on reconfigurable meshes. *Chen, Y.-C., + , T-C Jun 94* 749-751
hypercubes and meshes under faults, hardware strategies. *Banerjee, P., + , T-C Jul 94* 841-848
parallel algm. for multibutterfly network reconfiguration. *Goldberg, A.V., + , T-C Mar 94* 321-326
rearrangeable multistage interconnection networks, routing algm. *Feng, T.-Y., + , T-C Nov 94* 1270-1280
reconfigured RAM testing, hypergraph coloring. *Franklin, M., + , T-C Jun 94* 725-736
Redundancy
embedding rings and meshes, faulty hypercubes. *Pei-Ji Yang, + , T-C May 94* 608-613
fault tolerant arrays, flexible redundancy. *Ramirez, J., + , T-C Apr 94* 413-430
reliable floating-point arith., error-coded operands. *Jien-Chung Lo, T-C Apr 94* 400-412
time redundancy approach, TMR failures, fault-state likelihoods. *Shin, K.G., + , T-C Oct 94* 1151-1162
Redundant number systems
BKM algm. for complex elementary fns. *Bajard, J.-C., + , T-C Aug 94* 955-963
carry-save redundant nos. based cct. *Parhami, B., T-C Mar 94* 381
digit-set conversions, generalizations and appls. *Kornerup, P., T-C May 94* 622-629
hybrid signed no. systs., redundant no. representations, bounded carry. *Phatak, D.S., + , T-C Aug 94* 880-891
over-redundant digit sets and design of digit-by-digit division units. *Montuschi, P., + , T-C Mar 94* 269-277
redundant and online CORDIC for unitary transforms. *Hemkumar, N.D., + , T-C Aug 94* 941-954
rounding scheme, Newton-Raphson method, redundant binary representation. *Kabuo, H., + , T-C Jan 94* 43-51
very-high radix division, prescaling and selection by rounding. *Ercegovac, M.D., + , T-C Aug 94* 909-918
Redundant systems
defect-tolerant ICs, optimum no. of spares. *Thibeault, C., + , T-C Jun 94* 687-697
fault-tolerant VLSI/WSI reliab. modeling, multiple-level redundancy. *Chen, Y.-Y., + , T-C Jun 94* 737-748
reconfigured RAM testing, hypergraph coloring. *Franklin, M., + , T-C Jun 94* 725-736
roll-forward checkpointing scheme, fault-tolerant archit. *Pradhan, D.K., + , T-C Oct 94* 1163-1174
Registers; cf. Shift registers
Relaxation oscillators; cf. Flip-flops
Reliability; cf. Failure analysis; Fault tolerance; Redundant systems
Reliability modeling
fault-tolerant VLSI/WSI reliab. modeling, multiple-level redundancy. *Chen, Y.-Y., + , T-C Jun 94* 737-748
Residue arithmetic
Modulus Replication Residue Number System, multivariate mapping. *Wigley, N.M., + , T-C Jan 94* 78-86
residue generators, multioperand modular adders, carry-save adders. *Piestrak, S.J., T-C Jan 94* 68-77
Resource management
distributed real-time load sharing, optimal timeouts. *Chao-Ju Hou, + , T-C May 94* 528-547
heterog. distributed real-time systs., load sharing considering future task arrivals. *Chao-Ju Hou, + , T-C Sep 94* 1076-1090

hypercubes, resource placement, multiple-adjacency codes. *Hsing-Lung Chen, + , T-C Jan 94* 23-33
OR-parallel inference machine, perform. eval., archit. and load balancing. *Naganuma, J., + , T-C Sep 94* 1062-1075
proc. load sharing, bus and tree networks, closed form solns. *Bataineh, S., + , T-C Oct 94* 1184-1196
Rings (algebraic)
Modulus Replication Residue Number System, multivariate mapping. *Wigley, N.M., + , T-C Jan 94* 78-86
ROM; cf. Read-only memories
Roundoff errors; cf. Error analysis
Routing; cf. Multiprocessing, interconnection; Packet switching

S

Scheduling
distributed real-time load sharing, optimal timeouts. *Chao-Ju Hou, + , T-C May 94* 528-547
program parallelism, instruction window size trade-offs. *Dubey, P.K., + , T-C Apr 94* 431-442
real-time, scheduling, integrat. precedence constraints and shared resources. *Spuri, M., + , T-C Dec 94* 1407-1412
Search methods
min. shift counters ident., search tech. *Tokarnia, A.M., T-C May 94* 633-639
Security; cf. Communication system security
Self-organizing control
self-routing permutation networks. *Lee, S., + , T-C Nov 94* 1319-1323
Sensors; cf. Multisensor systems
Sequences
sync. seq. cct. testing, homing seqs. *Pomeranz, I., + , T-C May 94* 569-580
Sequences; cf. Shift-register sequences
Sequential logic circuit fault diagnosis
hardware reset in sync. seq. cct. test generation. *Pomeranz, I., + , T-C Sep 94* 1100-1105
Sequential logic circuits
2Z, sync. HDL. *Vuillemin, J.E., T-C Aug 94* 868-879
Sequential logic circuit testing
hardware reset in sync. seq. cct. test generation. *Pomeranz, I., + , T-C Sep 94* 1100-1105
sync. seq. cct. testing, homing seqs. *Pomeranz, I., + , T-C May 94* 569-580
μP behavioral equivalence, automated verification. *Corella, F., T-C Jan 94* 115-117
Shared memory systems
false sharing and spatial locality in multiprocessor caches. *Torrellas, J., + , T-C Jun 94* 651-663
global shared buffer mgt. policies in cluster environ. *Dan, A., + , T-C Nov 94* 1281-1297
hierarchical ring-based shared memory multiprocessors, perform. *Holliday, M., + , T-C Jun 94* 52-67
Shift-register coding
hypercubes, resource placement, multiple-adjacency codes. *Hsing-Lung Chen, + , T-C Jan 94* 23-33
Shift registers
max. shift register seqs., event counters, discrete logarithms. *Clark, D.W., + , T-C May 94* 560-568
min. shift counters ident., search tech. *Tokarnia, A.M., T-C May 94* 633-639
Shift-register sequences
max. shift register seqs., event counters, discrete logarithms. *Clark, D.W., + , T-C May 94* 560-568
min. shift counters ident., search tech. *Tokarnia, A.M., T-C May 94* 633-639
Signal processing
prime factor algm., extended diagonal struct., pipeline design. *Lun, D.P.-K., + , T-C Oct 94* 1232-1237
Signal processing; cf. Array processing
Simulation
cache memories, trace-driven simul., synthetic traces. *Mahmud, S.M., T-C Jan 94* 125-126
cluster-based multiprocessors, perform. anal. *Mohapatra, P., + , T-C Jan 94* 109-114
Software; cf. Automatic test software; Multiprogramming
Software fault diagnosis
trace-sampling techs. for multi-megabyte caches. *Kessler, R.E., + , T-C Jun 94* 664-675
Software fault tolerance
distributed real-time load sharing, optimal timeouts. *Chao-Ju Hou, + , T-C May 94* 528-547
Software requirements and specifications
conceptual representation of waveforms for temporal reasoning. *Cyre, W.R., T-C Feb 94* 186-200
Software reusability
ARC, parallel VM for abstr. data type programs. *Welch, L.R., T-C Nov 94* 1249-1261
Software testing
concurrent proc. monitoring, no ref. signatures. *Upadhyaya, S.J., + , T-C Apr 94* 475-480
Software verification and validation
clock sync. theory, derivation and expt. verification. *Palumbo, D.L., T-C Jun 94* 676-686
Sorting/merging
const. time sorting on reconfigurable meshes. *Chen, Y.-C., + , T-C Jun 94* 749-751
fault tolerance in class of sorting networks. *Jianli Sun, + , T-C Jul 94* 827-837
Source coding; cf. Cryptography
Special issues/sections
computer arithmetic. *T-C Aug 94* 865-992
Square-rooting
high-radix division and sq.-root, speculation. *Cortadella, J., + , T-C Aug 94* 919-931
rounding scheme, Newton-Raphson method, redundant binary representation. *Kabuo, H., + , T-C Jan 94* 43-51
Stability; cf. Numerical stability
Standards; cf. IEEE standards
State estimation
heterog. distributed real-time systs., load sharing considering future task arrivals. *Chao-Ju Hou, + , T-C Sep 94* 1076-1090
State-space methods
private network appls., fault-tolerant, reliab. models. *Balakrishnan, M., + , T-C Sep 94* 1039-1053
Stochastic processes; cf. Markov processes
Stochastic systems
comments on "Analysis of self-stabilizing clock synchronization by means of stochastic Petri nets" (by M. Lu et al.May 90 597-604). *Ciardo, G., + , T-C Dec 94* 1453-1456
Store-and-forward switching
store-and-forward deadlock avoidance, optimal centralized algms. *Blazewicz, J., + , T-C Nov 94* 1333-1338
Summing circuits
exactly rounded elementary fns., hardware designs. *Schulte, M.J., + , T-C Aug 94* 964-973
hybrid signed no. systs., redundant no. representations, bounded carry. *Phatak, D.S., + , T-C Aug 94* 880-891
PLA; multiple valued, design, optim. tech. *Asari, K.V., + , T-C Jan 94* 118-122
residue generators, multioperand modular adders, carry-save adders. *Piestrak, S.J., T-C Jan 94* 68-77
Switching functions
Reed-Muller expansions of switching fn. *Vinnakota, B., + , T-C Jan 94* 122-124
Switching functions; cf. Logic functions
Synchronization
C2SC MIN operating in the broadcast mode, reconfiguration schemes. *Sibai, F.N., + , T-C Sep 94* 1112-1119
clock sync. theory, derivation and expt. verification. *Palumbo, D.L., T-C Jun 94* 676-686
comments on "Analysis of self-stabilizing clock synchronization by means of stochastic Petri nets" (by M. Lu et al., May 90 597-604). *Ciardo, G., + , T-C Dec 94* 1453-1456
hypercube networks sync. in presence of faults. *Harrington, M., + , T-C Oct 94* 1175-1183
logically instantaneous message passing, asynchronous distributed systs. *Soneoka, T., + , T-C May 94* 513-527
probabilistic clock sync. in large distributed systs. *Olson, A., + , T-C Sep 94* 1106-1112
salphasic distrib. of clock sigs., sync. systs. *Chi, V.L., T-C May 94* 597-602
Systolic arrays
alg. path problem, efficient regular arrays. *Pen-Yuang Chang, + , T-C Jul 94* 769-777
bit-level systolic array for fast exponentiation in $GF(2^m)$. *Chin-Liang Wang, T-C Jul 94* 838-841
lin.-array multiplier, right-shift algms. *Kornerup, P., T-C Aug 94* 892-898
power-sum cct., finite field arith. operations. *Shyue-Win Wei, T-C Feb 94* 226-229
ternary multiplication, multivalued I^2L technol. *De, M., + , T-C May 94* 603-607

T

Tessellation automata; cf. Cellular automata
Testing; cf. Built-in testing; Logic circuit testing; Memory testing; Software testing
Time-division switching
serial array time slot interchangers and opt. implement. *Jordan, H.F., + , T-C Nov 94* 1309-1318
Timing
clock sync. theory, derivation and expt. verification. *Palumbo, D.L., T-C Jun 94* 676-686
Token networks
sync. message deadlines, timed token medium access control protocol. *Agrawal, G., + , T-C Mar 94* 327-339
Topology; cf. Circuit topology
Transducers; cf. Multisensor systems
Transmission line theory
asynchronous binary arbitration, digital transm.-line busses. *Kipnis, S., T-C Apr 94* 484-489
salphasic distrib. of clock sigs., sync. systs. *Chi, V.L., T-C May 94* 597-602
Trees, graphs
compressed tree machines. *Si-Qing Zheng, T-C Feb 94* 222-225
hypercube networks, incomplete, struct./tree embedding apsects. *Tzeng, N.-F., + , T-C Dec 94* 1434-1439
Trees, graphs; cf. Fault trees

V

Vector quantization
seq. and parallel neural network vector quantizers. *Parhi, K.K., + , T-C Jan 94* 104-109
Very-high-speed integrated circuits
high-speed area-efficient multiplier design. *Kawahito, S., + , T-C Jan 94* 34-42
Very-large-scale integration
bit-level systolic array for fast exponentiation in GF(2^m). *Chin-Liang Wang, T-C Jul 94* 838-841
divide-and-conquer based tridiagonal syst. solvers, unified archit. *Lopez-J., + , T-C Dec 94* 1413-1425
fat pyramid network, wire-delay-independ. universal parallel computation. *Greenberg, R.I., T-C Dec 94* 1358-1364
high-speed area-efficient multiplier design. *Kawahito, S., + , T-C Jan 94* 34-42
Very-large-scale integration; cf. Wafer-scale integration
VHSIC; cf. Very-high-speed integrated circuits
Virtual computers
ARC, parallel VM for abstr. data type programs. *Welch, L.R., T-C Nov 94* 1249-1261
cache memories, trace-driven simul., synthetic traces. *Mahmud, S.M., T-C Jan 94* 125-126
OR-parallel inference machine, perform. eval., archit. and load balancing. *Naganuma, J., + , T-C Sep 94* 1062-1075
Visualization
string visualization, display conflicts computing. *Mehta, D.P., + , T-C Mar 94* 350-361
VLSI; cf. Very-large-scale integration

W

Wafer-scale integration
defect-tolerant ICs, optimum no. of spares. *Thibeault, C., + , T-C Jun 94* 687-697
fault-tolerant VLSI/WSI reliab. modeling, multiple-level redundancy. *Chen, Y.-Y., + , T-C Jun 94* 737-748
micro-grain VLSI array archits., area time trade-offs. *Singh Bajwa, R., + , T-C Oct 94* 1121-1128
Wavelength-division multiplexing
hierarchical scalable photonic archits. for high-perform. proc. interconnection, addendum. *Dowd, P.W., + , T-C Jul 94* 864
WDM; cf. Wavelength-division multiplexing